



SPECIFICATION

MODULE NO.: WF57BTIACDNT0#

General Specifications

Item	Dimension	Unit
Size	5.7	inch
Dot Matrix	320 x RGBx240(TFT)	dots
Module dimension	160.0(W) x 109.0(H) x 9.8(D)	mm
Active area	115.2 x 86.40	mm
Dot pitch	0.12 x 0.36	mm
LCD type	TFT, Normally White, Transmissive	
View Direction	12 o'clock	
Gray Scale Inversion Direction	6 o'clock	
Backlight Type	LED, Normally White	
With /Without TP	With RTP	
Surface	Anti-Glare	

*Color tone slight changed by temperature and driving voltage.

Absolute Maximum Ratings

Item	Symbol	Min	Typ	Max	Unit
Operating Temperature	TOP	-20	—	+70	°C
Storage Temperature	TST	-30	—	+80	°C

Electrical Characteristics

Operating conditions:

Item	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage For LCM	VCC	—	3.0	3.3	3.6	V
Supply Current For LCM	ICC	—	—	17	25	mA
Input High Volt.	VIH	—	0.7 VCC	—	VCC	V
Input Low Volt.	VIL	—	0	—	0.3 VCC	V
LCD Driving Supply Voltage	VGH	—	15	—	—	V
	VGL	—	-10	—	—	V
	VCOMH	—	2.5	—	5.5	V
	VCOML	—	-2.0	—	0	V
	AVDD	—	4.5	5.0	5.5	V


Interface

LCM PIN Definition

Pin	Symbol	Function
1	IF1	Input data format control
2	IF2	Input data format control
3	POL	Polarity Signal connect to VCOM driving circuit.
4	RESET	Hardware reset
5	SPENA	Chip select
6	SPCL	Serial Clock
7	SPDA	Serial Data
8	B0	Blue Data bit
9	B1	Blue Data bit
10	B2	Blue Data bit
11	B3	Blue Data bit
12	B4	Blue Data bit
13	B5	Blue Data bit
14	B6	Blue Data bit
15	B7	Blue Data bit
16	G0	Green Data bit
17	G1	Green Data bit
18	G2	Green Data bit
19	G3	Green Data bit
20	G4	Green Data bit
21	G5	Green Data bit
22	G6	Green Data bit
23	G7	Green Data bit
24	R0	Red Data bit
25	R1	Red Data bit

26	R2	Red Data bit
27	R3	Red Data bit
28	R4	Red Data bit
29	R5	Red Data bit
30	R6	Red Data bit
31	R7	Red Data bit
32	Hsync	Horizontal synchronous signal
33	Vsync	Vertical synchronous signal
34	Data CLK	Dot data clock
35	AVDD(analog)	Analog power: 4.5V~5.5V
36	AVDD(analog)	Analog power: 4.5V~5.5V
37	VCC(Digital)	Digital power: 3V~3.6V
38	VCC(Digital)	Digital power: 3V~3.6V
39	NPC	NTSC/PAL mode Auto detection result H:NTSC/L:PAL
40	VGL	Gate off power
41	VGL	Gate off power
42	U/D	Up/down selection
43	VGH	Gate on power
44	L/R	Shift direction of device internal shift register control.
45	GND	System ground pin of the IC. Connect to system ground.
46	VCOM	VCOM driving input
47	VCOM	VCOM driving input
48	ENB	Signal to settle the horizontal display position
49	GND	System ground pin of the IC. Connect to system ground.
50	GND	System ground pin of the IC. Connect to system ground.

Contour Drawing



Pin No.	Symbol
1	IF1
2	IF2
3	POL
4	RESET
5	SPENA
6	SPCL
7	SPDA
8	B0
9	B1
10	B2
11	B3
12	B4
13	B5
14	B6
15	B7
16	G0
17	G1
18	G2
19	G3
20	G4
21	G5
22	G6
23	G7
24	R0
25	R1
26	R2
27	R3
28	R4
29	R5
30	R6
31	R7
32	Hsync
33	Vsync
34	Data CLK
35	AVDD(analog)
36	AVDD(analog)
37	VCC(Digital)
38	VCC(Digital)
39	NPC
40	VGL
41	VGL
42	UD
43	VGH
44	LRC
45	GND
46	VCOM
47	VCOM
48	ENB
49	GND
50	GND

PIN	OUT
1	XL
2	YD
3	XR
4	YU

The non-specified tolerance of dimension is ±0.3mm.