TFT DISPLAY SPECIFICATION



WINSTAR Display Co.,Ltd. 華凌光電股份有限公司





WEB: <u>https://www.winstar.com.tw</u> E-mail: sales@winstar.com.tw

SPECIFICATION

CUSTOMER

MODULE NO.: WF1560BSYAA5ENNO#

APPROVED BY:

(FOR CUSTOMER USE ONLY)

PCB VERSION:

DATA:

SALES BY	APPROVED BY	CHECKED BY	PREPARED BY
			葉虹蘭
ISSUED DATE:	2023/08/24		

TFT Display Inspection Specification: <u>https://www.winstar.com.tw/technology/download.html</u> Precaution in use of TFT module: https://www.winstar.com.tw/technology/download/declaration.html

Wi 華法	nstar Display 凌光電股份有限	y Co., LT 公司	D' MODLE NO :
REC	ORDS OF REV	ISION	DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2023/08/24		First issue

Contents

- 1. Module Classification Information
- 2.Summary
- **3.General Specifications**
- 4. Absolute Maximum Ratings
- **5.**Electrical Characteristics
- 6.Pixel Format Image
- 7.Interface Timings
- 8. Power ON/OFF Sequence
- 9. Optical Characteristics
- 10.Interface
- 11.Block Diagram
- 12.Reliability
- 13.Contour Drawing
- 14.Other

	W	F	1560	В	S	Y A	A	A5	E N	1	N 0	#	ł
	1	2	3	4	5	6 (7)	8	9 (1	0	(1) (12)	(1	3
1	Brand	I : WINS	FAR I	DISPLA	Y COR	PORATI	ON						
2	Displa	ау Туре:	F→T	FT Type	e, J→C	ustom TF	Т						
3	Displa	ay Size:	15.6"	TFT									
4	Mode	l serials n	0.										A
5	Backl Type	-		>CCFL, >LED, I		ght White	e		T→LED, Z→Nichia				6.
© Ø	Type :S \rightarrow LED, High Light WhiteZ \rightarrow Nichia LED, WhiteLCD Polarize Type/A \rightarrow Transmissive, N. T, IPS TFT C \rightarrow Transmissive, N. T, 6:00 ; F \rightarrow Transmissive, N. T, 12:00 ; F \rightarrow Transmissive, W. T, 6:00 K \rightarrow Transmissive, Super W.T, VA TFT I \rightarrow Transmissive, W. T, 12:00 K \rightarrow Transmissive, W.T, 12:00 L \rightarrow Transmissive, W.T, 12:00 K \rightarrow Transmissive, W.T, 12:00 												
8	15	10201090) A6	4804	80 A'	7 108019	020	A8	135240	A9	480640	B2	122250
		19201080								D 7		D	40160
	B3	340800	B4	28014	424 B:	5 120019	920	B6	4801280	B7	800800	B8	
9	B3 D:	340800 Digital	B4		424 B:		920	B6		B7		B8	
-	B3 D: Interfa N	340800 : Digital ace: Without	B4	28014 L:LVDS	124 B: S	5 120019	920	B6	4801280	B7 E U		B8 H	
10	B3 D: Interfa N I TS: N V	340800 : Digital ace: Without	B4 contro Interf	28014 L:LVDS ol board ace	A R T	5 120019 M:MIP 8Bit	920 I B S	B6	4801280 E:eDP 16Bit PI Interface	E U Capac	800800 eDP USB	H	HDMI
9 10	B3 D: Interfa N TS: N G C	340800 Digital ace: Without I2C	B4 contro Interf	28014 L:LVDS of board ace	A A R (G-G)	5 120019 M:MIP 8Bit RS232 Resistiv	920 I B S	B6 SI uch pa	4801280 E:eDP 16Bit PI Interface anel C C	E U Capac touc	800800 eDP USB itive touch h panel (G	H pane -F-F)	HDMI l (G-F-F) +OCA
10	B3 D: Interfa N TS: N G C2 C2 C	340800 Digital ace: Without I2C Without TS Capacitive	B4 contro Interf S touch touch	28014 L:LVDS of board ace	A R (G-G) (G-F-F)	5 120019 M:MIP 8Bit RS232 Resistiv +OCR	920 I B S	B6 SH uch pa C1	4801280 E:eDP 16Bit PI Interface anel C C	E U Capac touc	800800 eDP USB itive touch h panel (G h panel (G	H pane -F-F)	HDMI l (G-F-F) +OCA

2.Summary

The TFT15.6" is a color active matrix LCD module incorporation Oxide TFT. It is composed of a TFT LCD panel, a backlight, a timing controller, voltage reference, common voltage, column driver, and row driver circuit. This TFT LCD has a 15.6-inch diagonally measured active display area with resolution 1,920 horizontal by 1,080 vertical pixel array.

3.General Specifications

Item	Dimension	Unit
Size	15.6	inch
Dot Matrix	1920 x RGB x 1080	dots
Module dimension	360.0(W) x 212.3(H)x 9.0(D)	mm
Active area	344.16 x 193.59	mm
Pixel pitch	0.17925 (H) x 0.17925 (V)	mm
LCD type	TFT, Normally Black, Transmissive	
Viewing Angle	80/80/80	
Backlight Type	LED,Normally White	
TFT Driver IC	TC2055G or equivalent	
TFT Interface	eDP	
With /Without TP	Without TP	
Surface	Anti-Glare	

*Color tone slight changed by temperature and driving voltage.

4.Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. \leq 50°C, 80% RH MAX. Temp. > 50°C, Absolute humidity shall be less than 80% RH at 50°C

WF1560BSYAA5ENN0#

5.Electrical Characteristics


5.1. TFT LCD Module


Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Logic/LCD Drive Voltage	LCD_VDD	3.0	3.3	3.6	V	
LCD_VDD Current	IDD	-	200	300	mA	Note A,
LCD_VDD Current	IDDMAX	-	-	400	mA	Note B, C
LCD_VDD Power	PDD	-	0.66	1.32	W	Note A, B, C
Inrush Current	IRush	-	-	2	А	Note D, E
Allowable Logic/LCD Drive Ripple Voltage	LCD_VDDrp	-	-	100	mV	Vp-p

Note A : IDDBlack measurement condition, Normal pattern.


Note B : IDDMAX measurement condition, V-Stripe pattern.

Note C : Description of the V-Stripe pattern.





Note D : Measure Condition Figure 1. Figure 1 LCD_VDD Rising Time



VDD rising time


Note E : When the IRush Measure Condition at LCD_VDD rising time=1.5ms, the value of IRush(Typ.)= 1A.

5.2. Backlight Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
LED input	VLED	29.7	33	37.4	V	Ta=25 ⁰ C
LED Forward Current	ILED	-	360	-	mA	
LED Life Time	-	-	30000	-	Hours	Ta=25 ⁰ C

Note A: Calculator value for LED chip specification.

Note B: The LED life time define as the estimated time to 50% degradation of initial luminous.



5.3. Signal Electrical Characteristics

Input signals shall be low or High-impedance state when LCD_VDD is off. It is recommended to refer the specifications of VESA Display Port Standard V1.2 in detail.

Table 1	Display	Port	Main	Link
---------	---------	------	------	------

Parameter	Description	Min.	Тур.	Max.	Unit
Vсм	Differentia Common Mode Voltage	0	-	2.0	V
V _{Diff P-P} Level 1	Differential Peak to Peak Voltage Level 1	0.34	0.40	0.46	V
V _{Diff P-P} Level 2	Differential Peak to Peak Voltage Level 2	0.51	0.60	0.68	V
VDiff P-P Level 3	Differential Peak to Peak Voltage Level 3	0.69	0.80	0.92	V
VDiff P-P Level 4	Differential Peak to Peak Voltage Level 4	1.02	1.20	1.38	V

Note: Fallow as VESA display port standard V1.2 at both 1.62 and 2.7Gbps link rates.

Figure 2 Display Port Main Link Signal






Table 2 Display Port AUX_CH

Parameter	Description	Min.	Тур.	Max.	Unit
Vcm	Differentia Common Mode Voltage	0	VDD/2	2	V
VDiff P-P	Differential Peak to Peak Voltage	0.39	-	1.38	V

Note: Fallow as VESA display port standard V1.2.

Table 3 Display Port VHPD

Parameter	Description	Min.	Тур.	Max.	Unit
V _{HPD}	HPD Voltage	2.25	ŀ	3.60	V

Note: Fallow as VESA display port standard V1.2

Figure 4 Display Port Interface Power Up/Down Sequence, Normal System Operation





Figure 5 Display Port Interface Power Up/Down Sequence, Aux Channel Transaction Only



Timing		Reqd.	Lin	nits	
Parameter	Description	Ву	Min.	Max.	Notes
T1	Power rail rise time, 10% to 90%	Source	0.5ms	10ms	-
Т2	Delay from LCD VCC to black video generation	Sink	Oms	200ms	Prevents display noise until valid video data is received from the Source.(see note 1 below)
тз	Delay from LCD VCC to HPD high	Sink	Oms	200ms	Sink Aux Channel must be operational upon HPD high.
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize.
Т5	Link training duration	Source	-	-	Dependant on Source link training protocol.
T6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.
т7	Delay from valid video data from Source to video on display	Sink	Oms	50ms	Max allows Sink validate video data and timing.
тв	Delay from valid video from Source to backlight enable	Source	-	-	Source must assure display video is stable.
тэ	Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated.(see note 1 below)
T10	Delay from end of valid video data from Source to power off	Source	Oms	500ms	-
T 11	Power rail fall time, 90% to 10%	Source	-	10ms	-
T12	Power off time	Source	500ms	-	-

Note 1: The Sink must include the ability to generate black video autonomously. The Sink must automatically enable black video under the following conditions:

- Upon LCDVCC power-on (within T2 max)

- When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)

- When no Main Link data, or invalid video data, is received from the Source. Black video must be displayed within 50ms (max) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The Sink may implement the ability to disable the black video function, as described in Notes 1, above, for system development and debugging purposes.

Note 3: The Sink must support Aux Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

The Sink must be able to respond to an Aux Channel transaction with the time specified within T3max.

6.Pixel Format Image

Figure 6 shows the relationship of the input signals and LCD pixels format image. Figure 6 Pixel Format

	1			2			3				 	 	19	19		19	20		
1	R	G		R	G		R	G		 	 	 	R	G		R	G	В	
2	R	G		R	G		R	G		 	 	 	R	G		R	G	В	>
3	R	G		R	G		R	G		 	 	 	R	G		R	G	В	
4	R	G		R	G		R	G		 	 	 	R	G		R	G	В	
5	R	G		R	G		R	G		 	 	 	R	G		R	G	В	
	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:				:	:	:	:	:	:	
1079	R	G	В	R	G	В	R	G	В	 	 	 	R	G	В	R	G	В	
1080	R	G	В	R	G	В	R	G	В	 	 	 	R	G	В	R	G	В	

AY.

7.Interface Timings

Timing Characteristics

Basically, interface timings should match the 1920 x 1080 /60Hz manufacturing guide line timing. **Table 5 Interface Timings**

Parameter	Symbol	Unit	Min.	Тур.	Max.
Signal Clock Frequency	f _{dck}	MHz	140	152.5	165
H Total Time	T _{hp}	clocks	-	2192	-
H Active Time	HA	clocks		1920	
H Blanking	T _{hfp}	clocks	-	272	-
∨ Total Time	T _{vp}	lines	-	1160	-
V Active Time	VA	lines		1080	
∨ Blanking	T _{vfp}	lines	-	80	-
V Frequency	f _v	Hz	55	60	65

8.Power ON/OFF Sequence

LCD_VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when LCD_VDD is off.




Table 6 Power Sequencing Requirements


Parameter	Unit	Min.	Max.
T1	ms	0.5	10
T2	ms	0	10
Т3	ms	0	200
T4	ms	0	50
Т5	ms	300	-
Т6	ms	200	-
T7	ms	0.5	10
Т8	ms	0	10
Т9	ms	500	-

9.Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response t	ime	Tr+ Tf	θ=0° 、Φ=0°	-	25	-	.ms	Note 3
Contrast ra	atio	CR	At optimized viewing angle	-	1500	-	-	Note 4,
Color	White	Wx	θ=0° \ Φ=0	0.26	0.306	0.36		Note 2,6,7
Chromaticity	vvriite	Wy	0=0 • Φ=0	0.27	0.328	0.37		Note 2,0,7
	Hor	ΘR		-	80	-		6
Viewing	Hor.	ΘL	CR≧10	-	80	-	Deg.	Note 1
angle	Ver.	ФТ		-	80	-		Note 1
		ΦВ		-	80		•	
Brightness		-	-	850	1000		cd/m ²	Center of display
Uniformity		(U)	-	75	-		%	Note 5


Ta=25±2°℃

Note 1: Definition of viewing angle range




Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7orBM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.



Note 3: Definition of Response time: The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%



Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

<u>10.Interface</u>

10.1. LCM PIN Definition


Pin No.	Signal Name	Description	Remarks			
1	NC	Not Connect				
2	H_GND	Ground				
3	Lane1_N	Complement Signal Link Lane 1				
4	Lane1_P	True Signal Line 1				
5	H_GND	Ground	XQ.			
6	Lane0_N	Complement Signal Link Lane 0				
7	Lane0_P	True Signal Line 0				
8	H_GND	Ground				
9	AUX_CH_P	True Signal Auxiliary Ch.				
10	AUX_CH_N	Complement Signal Auxiliary Ch.				
11	H_GND	Ground				
12-13	LCD_VDD	LCD Logic and Driver Power	+3.3V			
14	NC	Not Connect				
15-16	LCD_GND	Ground				
17	HPD	HPD Signal Pin				
18-21	LCD_GND	Ground				
22-30	NC	Not Connect				

Note: All input signals shall be low or Hi-Z state when LCD_VDD is off

10.2. Backlight PIN Definition

Pin No.	Symbol	Description
1	VLED+	Black, LED_Anode
2	VLED-	White, LED_ Cathode

11.Block Diagram



12.Reliability

Content of Reliability Test (Wide temperature, -20 $^\circ\!\mathrm{C}$ ~70 $^\circ\!\mathrm{C}$)


Environmental Test							
Test Item	Content of Test	Test Condition	Note				
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2				
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-30℃ 200hrs	1,2				
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs	·				
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20℃ 200hrs	1				
High Temperature/ Humidity Operation	The module should be allowed to stand at 50° C ,80%RH max	50℃,80%RH 96hrs	1,2				
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20℃/70℃ 10 cycles					
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude : 1.5mm Vibration Frequency : 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3				
Static electricity test	Endurance test applying the electric stress to the terminal.	VS= \pm 8KV(contact), \pm 15KV(air), RS=330 Ω CS=150pF 10 times	 				

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

13.Contour Drawing





LCM Sample Estimate Feedback Sheet

Module Number :			Page: 1
1 <u> Panel Specification</u> :			
1. Panel Type:	Pass	□ NG ,	
2. View Direction :	□ Pass	□ NG ,	
3. Numbers of Dots :	□ Pass	□ NG ,	
4. View Area :	□ Pass	□ NG ,	
5. Active Area :	Pass	□ NG ,	
6. Operating	□ Pass	□ NG ,	
7. Storage Temperature :	□ Pass	□ NG ,	
8. Others :			
2 <u>Mechanical</u>		\rightarrow (
1. PCB Size :	□ Pass	□ NG ,)
2. Frame Size :	□ Pass	🗆 NG ,	
3. Material of Frame :	□ Pass	□ NG ,	
4. Connector Position :	□ Pass	□ NG ,	
5. Fix Hole Position :	□ Pass	□ NG ,	
6. Backlight Position :	□ Pass		
7. Thickness of PCB :	Pass		
8. Height of Frame to	□ Pass		
9. Height of Module :	□ Pass		
10. Others :	□ Pass	□ NG ,	
3 · <u>Relative Hole Size</u> :			
1. Pitch of Connector :	D Pass	□ NG ,	
2. Hole size of Connector :	□ Pass	□ NG ,	
3. Mounting Hole size :	□ Pass	□ NG ,	
4. Mounting Hole Type :	□ Pass	□ NG ,	
5. Others :	□ Pass		
4 <u>Backlight Specification</u> :			
1. B/L Type:	□ Pass	□ NG ,	
2. B/L Color :	□ Pass		
3. B/L Driving Voltage (Refer	ence for L		NG ,
4. B/L Driving Current :	□ Pass		
5. Brightness of B/L :	□ Pass		
6. B/L Solder Method :	□ Pass		
7. Others :	□ Pass	□ NG ,	



Winst	ar Module Number : _		Page: 2
5、	Electronic Characteristics	of Module :	
1.	Input Voltage :	Pass	□ NG ,
2.	Supply Current :	Pass	□ NG ,
3.	Driving Voltage for LCD :	Pass	🗆 NG ,
4.	Contrast for LCD :	Pass	🗆 NG ,
5.	B/L Driving Method:	Pass	□ NG ,
6.	Negative Voltage Output :	Pass	□ NG ,
7.	Interface Function :	□ Pass	□ NG ,
8.	LCD Uniformity :	Pass	□ NG ,
9.	ESD test :	Pass	🗆 NG ,
10.	Others :	Pass	□ NG ,
	Summary :		
	signature : omer Signature :	-3	<u>Date : / / /</u>
		$\mathcal{O}_{\mathcal{F}}$	
	C. L		