

晶采光電科技股份有限公司 AMPIRE CO., LTD.

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO	AM-480272M3TNQW-C2H
APPROVED BY	
DATE	

☐ Approve	ed For	Speci	fications	

☐ Approved For Specifications & Sample

AMPIRE CO., LTD.

4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei City 221, Taiwan (R.O.C.)

22181 新北市 汐止區 新台五路一段 116 號 4 樓(東方科學園區 A 棟) TEL:886-2-26967269, FAX:886-2-26967196 or 26967270

CHECKED BY	ORGANIZED BY
	CHECKED BY

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2012/3/23	-	New Release	Patrick
2013/06/19	-	Correct mechanical drawing.	Bob
		Correct the Part No to AM-480272M3TNQW-C2H	

1. FEATURES

(1) Construction: a-Si TFT-LCD with driving system, White LED Backlight

(2) LCD type: Transmissive, Normally White

(3) LCD Controller FSA506, i80/16Bit MPU interface

(4) Built in LED driver

2. PHYSICAL SPECIFICATIONS

Item	Specifications	unit
Display size (diagonal)	4.3	inch
Resolution	480RGB (W) x 272(H)	dots
Display area	95.04(W) x 53.86 (H)	mm
Pixel pitch	0.198 (W) x 0.198 (H)	mm
Overall dimension	105.5(W) x 67.2(H) x 5.71(D)	mm
Color configuration	R.G.B Vertical stripe	
Viewing Direction (Gray Inversion)	12 o'clock	

3. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min	Max	Unit
Operation Temperature	Тор	-20	70	$^{\circ}$
Storage Temperature	Тѕт	-30	80	$^{\circ}$

4. OPTICAL CHARACTERISTICS


Item		Symbol	Condition	Min	Тур	Max	Unit	Remark	
View Angles		θТ		60	70				
		θВ	CR≧10	40	50		Degree	Note 2	
View Angles	View Angles			60	70		Degree	Note 2	
		θR		60	70				
Contrast Ratio	1	CR	θ=0°	400	500			Note1、Note3	
Response Tim	е	T _{ON}	25℃		20	30	ms	Note1 Note4	
	T	T _{OFF}		0.265	0.315	0.365	4	10.0	
	White	y y		0.285	0.335	0.385	A 4		
	Dad	X		0.531	0.581	0.631	A	A	
Chromaticity	Red	У	Backlight	0.295	0.345	0.395		Note5	
Officialions	Green	Х	is on	0.298	0.348	0.395		Note1	
	Green	У		0.531	0.581	0.631			
	Blue	Х		0.103	0.153	0.203			
	bide y			0.045	0.095	0.145			
Uniformity		U		75	80		%	Note1、Note6	
NTSC					50		%	Note 5	
Luminance		L		250	300		cd/m ²	Note1、Note7	

Test Conditions:

- 1. I_F = 20mA(one channel), the ambient temperature is 25 °C.
- 2. The test systems refer to Note 1 and Note 2.


Note 1: Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 5 Minutes operation, the optical properties are measured at the center point of the LCD screen. All input terminals LCD panel must be ground when measuring the center area of the panel.



Item	Photo detector	Field
Contrast Ratio		
Luminance	SR-3A	1°
Chromaticity	SR-SA	'
Lum Uniformity		
Response Time	BM-7A	2°

Note 2: Definition of viewing angle range and measurement system. Viewing angle is measured at the center point of the LCD by CONOSCOPE(ergo-80).




Note 3: Definition of contrast ratio

Contrast ratio (CR) = Luminance measured when LCD is on the "White" state

Luminance measured when LCD is on the "Black" state

Note 4: Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)


Color coordinates measured at center point of LCD.

Note 6: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax

L-----Active area length W----- Active area width



Lmax: The measured Maximum luminance of all measurement position. Lmin: The measured Minimum luminance of all measurement position.

Note 7: Definition of Luminance:

Measure the luminance of white state at center point.

5. ELECTRICAL CHARACTERISTICS

LCD driving


Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supply		VDD	3.0	3.3	5.0	V	
Input Voltage	H Level	V _{IH}	2.0	-	5.5	V	Note 1
for logic	L Level	V _{IL}	VSS	-	0.8	V	Note i
Output Voltage for	H Level	V _{OH}	2.4	-	VDD	V	Note 2
Logic	L Level	V _{OL}	VSS		0.4	V	Note 2

Note1: With 5V Tolerance Input, /CS, /WR, /RD, RS, DB0~DB17

Note2: DB0~DB17

LED back light


Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condition
LED voltage	VLED		16		V	I _{LED} =40mA,Ta=25°C
LED forward	I.LED.		40	-	mA	Ta=25°C
current	I.LED.		30	-	mA	Ta=60°C



^{*} The built-in LED driver is powered by VDD

^{*} The PWM pin combined enable and brightness adjust function.
When PWM=High constantly, the LED back-light is turn on.
When PWM=GND constantly, the LED back-light is turn off.
When PWM signal (100Hz to 1KHz) input, the LED Back-light brightness is relative to duty cycle of the PWM signal.


6. BLOCK DIAGRAM



7. INTERFACE

Pin no	Symbol	I/O	Desc	ription	Remark		
1 ~ 2	VSS		GND				
3	LED A/PWM		Without LED driver	LED Anode			
			With LED Driver	PWM	Default		
4	LED K		Without LED driver				
7	LLD_K		With LED Driver	With LED Driver Must be OPEN			
5	/RESET	ı	Reset signal for TFT LCD	controller			
6	RS	ı	Register and Data select for	or TFT LCD controller			
7	/CS	ı	Chip select low active sign	al for TFT LCD controller			
8	/WR(E)	I	80mode : /WR low act controller 68mode : E signal latch on				
9	/RD(R/W)	I	80mode : /RD low acti controller 68mode : R/W signal Hi: re				
10 ~ 27	DB0 ~ DB17	I/O	Data Bus				
28	65K/262K	I	Select colors data format H: 262K L: 65K				
29	VSS		GND				
30	NC		No connection				
31	NC		No connection				
32	NC		No connection				
33	NC		No connection				
34	NC		No connection				
35 ~ 37	VDD		Power supply for the logic	(3.3V)			
38 ~ 40	VSS		GND				


8. INPUT SIGNAL TIMING




Symbol	Parameter	Min	Тур	Max	Unit	Remark
t cycle	Enable cycle time	100	200		ns	
PW HW	Enable high-level pulse width	66	70		ns	
PW LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
t AH	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	40	50		ns	
tcsb-s	CSB setup time	16	20		ns	
t csb-h	CSB hold time	16	30		ns	

9 INTERFACE PROTOCOL

16Bit-80/68- Write to Command Register



16Bit-80/68-Write to Display RAM



9.1 Data transfer order Setting

16 bit interface 65K color (Pin28 65K/262K =Low)

DB 15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R ²	4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0

16 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4
2 nd data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

9.2 Register Depiction

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
00	00		ľ	MSB of	X-axis	start p	osition									
Description	set the ho	orizonta	ıls star	t positio	on of di	splay a	active r	egion								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
01	00			LSB of	X-axis	start p	osition									
Description	set the ho	orizonta	ıls star	t positio	on of di	splay a	active r	egion								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
02	01	MSB of X-axis end position														
Description	set the ho	orizonta	izontals end position of display active region													
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
03	3F			LSB of												
Description	set the ho	orizonta	als end	positio	n of dis	splay a	ctive re	egion								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
04	00			MSB of												
Description	set the ve	ertical s	tart pos	sition o	f displa	ay activ	e regio	n								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
05	00	00 LSB of Y-axis start position														
Description	Set the ve	vertical start position of display active region														
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark						
06	00															
Description	set the ve	ertical e	nd pos	ition of	displa	y activ	e regio	00 MSB of Y-axis end position set the vertical end position of display active region								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
07	EF		LSB of Y-axis end position								
Description	Set the ve	ertical e	rtical end position of display active region								

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
08	01	Х	Х	X	X	Χ	Х	_	IXSize te[1:0]	
Description	Set the p	anel X	size							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

09	40	_PanelXSize L_Byte[7:0]
Description	Set the p	anel X size

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0A	00	X	X	X	X	Χ	memo	:16] bit ory writ addres:	e start	
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0B	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	write st	art add	dress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0C	00		[7:0]	bits of	memor	y write	start ad	dress		
Description	Memory write start address									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL		
Description	are for s 00 : 20N "0x10_p interface 0 : seria "0x10_b 0 : OFF "0x10_b 00=R , (0 "0x10_o 0 : norm When se Bout=(R	select the Mhz 01: 10 s_sel[2]" s. These I leanking_t (blanking_t (blanking_t) 1=G, 10 out_test[6] all operatet the bit seg 2c[6:0]	1) 1: ON (4]" : It onl =B]" : Self testion 1: for to to "1" , the []])	dot control South	ock free	equency upport pa utput tin tion) anel e for nor 2a[6:0])	rallel ar ning. mal ope Gout=(F	eration) Reg 2b	al RGE [6:0])		
Register Address (Hex)											

0x11	00	Х	Х	EVEN	_ODD	
	" Even li	ne of seri	al panel da	ita out sequence or da	ata bus order of paralle	el
	panel					
	000: RG	В				
	001: RB					
	010: GR					
	011: GB					
	100: BR					
	101: BG					
Decembetion	Others: ı	reserved				
Description	Odd line	of porial	nanal data	out acquence		
	000: RG		pariei uala	out sequence		
	000: RG					
	010: GR					
	011: GB					
	100: BR					
	101: BG					
	Others: ı					
	Must Se	et to 0x0	5 for AM3	20240N1		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x12	00					Hsy	nc_st⊦	I_Byte	[3:0]			
Description	For TFT of Hsync starting The defail	art posi	tion H-	Byte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x13	00 Hsync_stL_Byte[7:0]											
Description	Hsync sta	For TFT output timing adjust: Hsync start position L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x14	00					Hsyr	nc_pwl	I_Byte	[3:0]			
Description	For TFT of Hsync pu	lse wid	lth H-B	yte	for AM	132024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark											
0x15	10			Hsyr	าc_pwl	Byte	[7:0]					
Description	For TFT output timing adjust:											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x16	00					Ha	ct_stH	_Byte[:	3:0]			
Description	For TFT of DE pulse The defail	start p	osition	H-Byte		132024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark										
0x17	38											
Description	DE pulse	r TFT output timing adjust: E pulse start position L-Byte e default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x18	01					Hac	t_pwH	_Byte	[3:0]			
Description	For TFT of DE pulse The defail	width I	H-Byte	•	for AM	132024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	Default DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark										
0x19	40			Had	t_pwL	_Byte[7:0]					
Description	For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3	:0]	
Description	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8			Ht	otalL_	Byte[7	:0]			
Description	For TFT of Hsync tot The defar	al cloc	ks H-B	yté	for AM	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsy	nc_st⊢	I_Byte	[3:0]	

Description	For TFT of Vsync starting The defau	art posi	tion H-	Byte	for AM	32024	0N1. D	on't ne	ed to m	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3		DB1	DB0	Remark	
0x1D	00			Vsy	nc_stL	_Byte	7:0]	•	•		
Description	For TFT of Vsync starting The defail	art posi	tion Ľ-l	3yte	for AM	32024	0N1. D	on't ne	ed to m	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1E	00					Vsyr	nc_pwl	1_Byte	[3:0]		
Description	Vsync pu	lse wid	utput timing adjust: se width H-Byte It setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1F	08				nc_pwl	Byte	[7:0]				
Description	Vsync pu	lse wid	output timing adjust: lse width L-Byte ult setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x20	00					Vac	ct_stH_	Byte[3	3:0]		
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to m	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x21	12		I.	Va	ct_stL_	Byte[7	7:0]	I.	•		
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to m	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x22	00					Vac	t_pwH	_Byte[3:0]		
Description	For TFT of Vertical A	ctive w	∕idth H	-Byte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x23	F0	F0 Vact_pwL_Byte[7:0]									

Description	Vertical A	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x24	01					Vt	otalH_	Byte[3	:0]	
Description	Vertical to	or TFT output timing adjust: ertical total width H-Byte he default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			Vt	otalL_l	Byte[7:	:0]			
Description	Vertical to	For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	X	X	X	X	X	mem	:16] bit ory read addres:	d start	
Description	Memory	read st	ad start address							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	lress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write	start ad	ldress		
Description	Memory	read start address								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	I] Reve	ersed				
Description	[0] Load effect	l outpu	t timing	relate	d settir	ng (H sy	nc., V s	sync. aı	nd DE)	to take

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Χ		_	TestPa ⁻	tternRo	out[6:0]		

Description	When " F The Rou	-		_						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00									
Description	When " F The Gou	-		_						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00 X TestPatternBout[6:0]									
Description	When " REG[0x10]_out_test[6]" : Self test =1 ; The Bout data equal to TestPatternBout[6:0]									

If you set the " REG[0x10]_out_test[6]" : Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Χ	X	Х	[3]	Rising/falling edge[2]	_ [1	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The F	POWEF POWEF alling e RGB ou 1:0]: te 0 de te 90 d te 270	R circui R circui dge[2] It put c It put c egree egree degre	t OFF t ON : lata ard lata ard	e on th	e Risir	Power ON/OF	DCLK.		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	Х	Х	Х	X	X	H-(_H byte Offset[3		
Description	Set the F	orizon	tal offs	et					_	
Register	Default	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

Address	(Hex)								
(Hex)									
31	00			_L	byte H	-Offset[7	7:0]		
Description	Set the F	lorizontal offset							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	Х	Х	Χ	X	X	V-C	_H byte Offset[3		
Description	Set the V	ertical	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00			_L	byte V-	-Offset[7	7:0]			
Description	Set the V	ertical offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4] ReservedH byte H-def[3:0]							
Description	[3:0] MS	BB of in	nage h	orizont	al phys	ical resc	lution i	n mem	ory	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40	_L byte H-def[7:0]								
Description	[7:0] LSB	of image horizontal physical resolution in memory								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4	l] Rese	erved			_H byte -def[3:		
Description	[3:0] MS	BB of in	nage ve	ertical p	ohysica	l resolut	ion in r	nemor	У	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0	_L byte V-def[7:0]								
Description	[7:0] LSB	of image vertical physical resolution in memory								

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01, REG[35]=0x40, REG[36]=0x01, REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0

DISPLAYED COLOR AND INPUT DATA

	Color & Gray	DATA SIGNAL																	
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
Basic Color	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Reu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	- :	:	:	-:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Blue	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	-:-	:	<u>:</u>	:	:
	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	<u>:</u>	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

10. Reliability Test

Test Item	Test Conditions						
High Temperature Operation	70±3°C , t=96 hrs						
Low Temperature Operation	-20±3°C , t=96 hrs						
High Temperature Storage	80±3°C , t=96 hrs						
Low Temperature Storage	-30±3°C , t=96 hrs						
Thermal Shock Test	-30°C ~ 25°C ~ 80°C 30 m in. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2					
Humidity Test	40 °C, Humidity 90%, 96 hrs						
Vibration Test (Packing)	Sweep frequency: 10 ~ 55 ~ 10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis						

Note 1: Condensation of water is not permitted on the module.

Note 2: The module should be inspected after 1 hour storage in normal conditions (15-35°C, 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

11. USE PRECAUTIONS

11.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzene and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

11.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

11.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

11.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

12 OUTLINE DIMENSION

