

Date: 2009/06/17

晶采光電科技股份有限公司 AMPIRE CO., LTD.

SPECIFICATIONS FOR LCD MODULE

CUSTOME	R		
CUSTOMER PAI	RT NO.		
AMPIRE PART	ΓNO.	AM-48027	2H3TMQW-W1H
APPROVED	BY		
DATE			
□ Approved For Specifi□ Approved For Specifi□ AMPIRE CO., LTD. 2F., No.88, Sec. 1, Si Taiwan (R.O.C.)台北縣 TEL:886-2-26967269, I	ications & s ntai 5th R 汐止市新台	d., Sijhih City 五路一段88號 <i>:</i>	2樓(東方科學園區 D棟
APPROVED BY	CHEC	CKED BY	ORGANIZED BY

AMPIRE CO., LTD.

1

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2009/06/02		New Release	Emil

2

1 Features

4.3 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 4.3" TFT-LCD panel, LCD controller, power driver circuit, and backlight unit.

1.1 TFT Panel Feature:

- (1) Construction: 4.3" a-Si color TFT-LCD, White LED Backlight and PCB.
- (2) Resolution (pixel): 480(R.G.B) X 272
- (3) Number of the Colors : 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 40 pin pitch 0.5
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):

1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x320x3x6 bits. Ex: 320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 8 bit / 9 bit / 16bit / 18 bits 80/68 MPU interface.
- (5) 8 bit / 16 bit interface support 65K (R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

2 Physical specifications

Item	Specifications	Unit
Display resolution(dot)	480(R.G.B.) (W) x 272(H)	mm
Active area	95.04 (W) x 53.856 (H)	mm
Screen size	4.3 (Diagonal)	mm
Pixel size	0.198 (W) x 0.198 (H)	um
Color configuration	R.G.B stripe	
Overall dimension	105.5(W) x 67.2(H) x 6.6(D)	mm
Weight	T.B.D	mg
Backlight unit	LED	

3 Default Setting & Option

Interface :

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short	2K	OPEN	OPEN	OPEN	
	2,3 open	ohm				
80-16Bit interface	1,2 short	OPEN	2K	OPEN	OPEN	
	2,3 open		ohm			
80-9Bit interface	1,2 short	OPEN	OPEN	2K	OPEN	
	2,3 open			ohm		
80-8Bit interface	1,2 short	OPEN	OPEN	OPEN	2K	Default
	2,3 open				ohm	
68-18Bit interface	1,2 open	2K	OPEN	OPEN	OPEN	
	2,3 short	ohm				
68-16Bit interface	1,2 open	OPEN	2K	OPEN	OPEN	
	2,3 short		ohm			
68-9Bit interface	1,2 open	OPEN	OPEN	2K	OPEN	
	2,3 short			ohm		
68-8Bit interface	1,2 open	OPEN	OPEN	OPEN	2K	
	2,3 short				ohm	

LED Driver:

Date: 2009/06/17

The user can select the LED driver built-in or not.

Pin Define Interface Type	PIN3 LEDA/PWM	PIN4 LEDK	Remark
Without LED Driver	LED Anode	LED Cathode	
With LED Driver	PWM The PWM pin combined enable and brightness adjust function. When PWM=High constantly, the LED back-light is turn on. When PWM=GND constantly, the LED back-light is turn off. When PWM signal (100Hz to 1KHz) input, the LED Back-light brightness is relative to duty cycle of the PWM signal.	NC This pin must be open	Default

4 Electrical specification

4.1 Absolute max. ratings

4.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	T.B.D	V	
Input voltege	V _{in}		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DN17

4.1.2 Environmental Absolute max. ratings

	OPER	OPERATING		RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	Note1		te1	
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1: Ta <= 40°C: 85% RH max

Ta > 40° C : Absolute humidity must be lower than the humidity of 85%RH at 40° C

Note2 : For storage condition Ta at -30°C < 48h , at 80° C < 100h For operating condition Ta at -20°C < 100h


Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6:

 LED BL: When LCM is operated over 40°C ambient temperature, the I_{LED} of the LED back-light should be follow:



Note7: This is panel surface temperature, not ambient temperature. Note8:

LED BL:When LCM be operated over than 40°C , the life time of the LED back-light will be reduced.

4.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Pulse Forward Current	IF	100	mA	
Forward Current	IF	30	mA	
Reverse Voltage	VR	35	V	
Power Dissipation	Ро	0.84	W	

4.2 Electrical characteristics

4.2.1 DC Electrical characteristic of the LCD

Typical operating conditions (VSS=0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supp	Power supply		3.0	3.3	5.0	V	
Input Voltage	H Level	V _{IH} .	2.0	ı	5.5	V	Note 1
for logic	L Level	V _{IL}	VSS	-	0.8	V	NOLE I
Output Voltage for	H Level	V _{OH} .	2.4	1	VDD	V	Note 2
Logic	L Level	V _{OL} .	VSS		0.4	V	Note 2
Power Supply c	urrent	IDD	-	450	-	mA	Note 3

Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17,TPCS, SK,DI,DO,IRQ


Note2: DB0~DB17

Date: 2009/06/17

Note3: fv =60Hz , Ta=25°C , Display pattern : All Black


4.2.2 Electrical characteristic of LED Back-light

Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction
LED walters			00.4		\ /	I _{LED}
LED voltage	V_{AK}		23.1		V	=20mA,Ta=25°C
LED forward current	I.LED.		20		mA	Ta=25°C
LED forward current	I _{LED}		15		mA	Ta=60°C



■ The constant current source is needed for white LED back-light driving.


When LCM is operated over 60° C ambient temperature, the I_{LED} of the LED back-light should be adjusted to 15 mA.



4.3 AC Timing characteristic of the Graphic TFT LCD controller

4.3.1 80 series Timing

Date: 2009/06/17



Symbol	Parameter	Min	Тур	Max	Unit	Remark
t cycle	Enable cycle time	100	200		ns	
PW _{HW}	Enable high-level pulse width	66	70		ns	
PW LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tah	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	40	50		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	

9

5 Optical specification

5.1 Optical characteristic:

Ite	em	Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response	Rise	Tr	Θ=0°		15	20	ma	Noto 1 2 3 5
Time	Fall	Tf	0-0	1	35	50	ms	Note 1,2,3,5
Contra	ast ratio	CR	At optimized viewing angle	150	250			Note 1,2,4,5
	Тор			1	55			
Viewing	Bottom		CR≧10	I	35		doa	Note1,2, 5,6
Angle	Left		OIX≦ IU	1	70		deg.	110161,2, 5,0
	Right			I	70			
Brightness LED BL Without TP		Y.L.	I _{LED} =20mA, 25℃		500		cd/ m ²	Note 7
LĚ	ntness D BL h TP	Y.L.	I _{LED} =20mA, 25°ℂ		400		cd/ m ²	Note 7
Dod obn	omaticity.	XR		(0.585)	(0.615)	(0.645)		NI-1- 7
Red Cili	omaticity	YR		(0.314)	(0.344)	(0.374)		Note 7
Groop ch	romaticity	XG		(0.277)	(0.307)	(0.337)		For reference
Green cr	litornaticity	YG	Θ=0°	(0.532)	(0.562)	(0.592)		only. These data should
Blue chr	omaticity	Хв	0-0	(0.103)	(0.133)	(0.163)		be update
Dide Cili	Officity	YB		(0.120)	(0.150)	(0.180)		according the
\/\/hite ch	romaticity	XW		(0.279)	(0.309)	(0.339)		prototype.
VVIIILE CIT	Tomationly	YW		(0.320)	(0.350)	(0.380)		prototypo.

^()For reference only. These data should be update according the prototype.

Note 1:


LED BL : Ambient temperature=25^oC, and lamp current I_{LED}=20mA. To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

Note 3.Definition of response time:

Date: 2009/06/17

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state
Photo detector Output when LCD is at "Black" state

Note 5:White $V_i = V_{i50} + 1.5V$ Black $V_i = V_{i50} + 2.0V$


Date: 2009/06/17

"±"means that the analog input signal swings in phase with V_{COM} signal.


"- " means that the analog input signal swings out of phase with V_{COM} signal.

 V_{i50} : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



LIGHT:ON, LIGHT:OFF

LED / CCFL


5.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness		3300		Cd/m2	$I_{LED} = 20 \text{ mA,Ta} = 25^{\circ}\text{C}$
AVG. X of 1931 C.I.E.	(0.26)	(0.29)	(0.32)		I _{LED} = 20 mA,Ta=25°C
AVG. X of 1931 C.I.E.	(0.25)	(0.28)	(0.31)		I _{LED} = 20 mA,Ta=25°C
Brightness Uniformity	80	1	1	%	I _{LED} = 20 mA,Ta=25°C

^()For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition

Date: 2009/06/17

(Min Brightness / Max Brightness) x 100%

6 Interface specifications


6.1 Driving signals for the TFT panel

Pin no	Symbol	I/O	Desci	ription	Remark
1 ~ 2	VSS		GND		
3	LED A/PWM		Without LED driver	LED Anode	
			With LED Driver	PWM	Default
4	LED K		Without LED driver	LED Cathode	
-	LLD_K		With LED Driver	Must be OPEN	Default
5	/RESET	I	Reset signal for TFT LCD	controller	
6	RS	I	Register and Data select for	or TFT LCD controller	
7	/CS		Chip select low active signa	al for TFT LCD controller	
8	/WR(E)	I	80mode: /WR low act controller 68mode: E signal latch on	ive signal for TFT LCD rising edge	
9	/RD(R/W)	I		ve signal for TFT LCD	
10 ~ 27	DB0 ~ DB17	I/O	Data Bus		
28	65K/262K	I	Select colors data format H: 262K L: 65K		
29	VSS		GND		
30	SK/X1	-	Serial clock for Touch pa Touch Panel Left Signal in		Keep NC
31	DO/X2	-	Data Output for Touch pa Touch Panel Right Signal in		Keep NC
32	DI / Y1	ı	Data In for Touch panel c Touch Panel Upper Signal		Keep NC
33	TPCS / Y2	-	Chip Select for Touch par Touch Panel Lower Signal		Keep NC
34	IRQ	-	Interrupt for Touch panel co	ontroller	
35 ~ 37	VDD		Power supply for the logic	(3.3V)	
38 ~ 40	VSS		GND		

30~33 : SK, DO, DI, CS, INT for Touch Panel controller TSC2046 / X1, X2, Y1, Y2 for Touch Panel (without TSC2046)


Date: 2009/06/17 AMPIRE CO., LTD. 14

7 BLOCK DIAGRAM




8 **Interface Protocol**

8.1 18Bit-80/68-Write to Command Register




18Bit-80/68-Write to Display RAM 8.2

Date: 2009/06/17




16


8.3 16Bit-80/68- Write to Command Register




8.4 16Bit-80/68-Write to Display RAM




8.5 9Bit-80/68- Write to Command Register




8.6 9Bit-80/68-Write to Display RAM



8.7 8Bit-80/68- Write to Command Register



8.8 8Bit-80/68-Write to Display RAM



8.9 Data transfer order Setting

8.9.118 bit interface 262K color only (Pin28 65K/262K =High)

	DB	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0

8.9.2 16 bit interface 65K color (Pin28 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	B0

8.9.3 16 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4
2 nd data	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0

8.9.49 bit interface 262K color only (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R5	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	G2	G1	G0	B5	B4	В3	B2	B1	B0

8.9.58 bit interface 65K color (Pin28 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	R4	R3	R2	R1	R0	G5	G4	G3
2 nd data	Х	Χ	Χ	Χ	Х	Х	Х	Х	G2	G1	G0	B4	В3	B2	B1	B0

8.9.68 bit interface 262K color (Pin28 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1.st data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ							R5	R4
2 nd data	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	R3	R2	R1	R0	G5	G4	G3	G2
3 rd data	Х	Х	Χ	Χ	Χ	Х	Х	Х	G1	G0	B5	B4	B3	B2	B1	B0

9 Register Depiction

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
00	00		ľ	MSB of	X-axis	start p	osition)					
Description	set the ho	rizonta											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
01	00		I	LSB of	X-axis	start p	osition						
Description	set the ho	orizonta	ıls starl	position	on of di	isplay a	active r	egion					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
02	01			MSB o	f X-axis	s end p	osition						
Description	set the ho	orizonta	ls end	positio	n of dis	splay a	ctive re	gion					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
03	3F			LSB of	X-axis	end p	osition						
Description	set the ho	ne horizontals end position of display active region											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
04	00		ľ	MSB of	Y-axis	start p	osition	1	'				
Description	set the ve	ertical s	tart pos	sition o	f displa	ay activ	e regio	n	•				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
05	00					start p							
Description	Set the ve	ertical s	tart po	sition c	of displa	ay activ	e regio	on					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
06	00												
Description	set the ve	vertical end position of display active region											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
07	EF					end p							
Description	Set the ve	ertical e	end pos	sition o	f displa	ıy activ	e regio	n					

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
08	01	Х	X	Х	Х	Х	Х	_	lXSize te[1:0]				
Description	Set the p	anel X	size										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
09	40		_PanelXSize L_Byte[7:0]										
Description	Set the p	anel X	size										

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0A	00	Х	Х	X	X	X	memo	:16] bit ory writ addres:	e start					
Description	Memory	write start address												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0B	00		[15:8]	bits of	memo	ry write	start a	ddress						
Description	Memory	write st	art add	dress										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark				
0C	00		[7:0] bits of memory write start address											
Description	Memory	write st	art add	dress										

										9
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL	
Description	are for s 00 : 20M "0x10_p interface 0 : seria "0x10_b 0 : OFF "0x10_b	elect the Mhz 01: 10 s_sel[2]" e. These I Panel 1 lanking_t (blankingus_sel[5:	j) 1: ON (4]" : It onl	el dot cl 5 Mhz contro r selec panel normal	oller su t the o	equency pport pa utput tin tion)	rallel ar			
)1=G , 10		- -						
]" : Self tes ion 1: for t		nn't lied	a for nor	mal one	ration)		
			to "1" , the							
		eg 2c[6:0	•	rtout	(i tog i	_u[0.0])	Cout (i	tog 25	[0.0])	
			7]" : 0-norr	mal						
			j is suitabl		M3202	40N1. D	on't nee	d to mo	dify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	Х	Х		EVEN			_ODD		
Description	" Even li panel 000: RG		al panel da	ata out	sequer	nce or da	ata bus c	order of	paralle	el

001: RBG
010: GRB
011: GBR
100: BRG
101: BGR
Others: reserved

Odd line of serial panel data out sequence
000: RGB
001: RBG
010: GRB
011: GBR
100: BRG
101: BGR
Others: reserved

Must Set to 0x05 for AM320240N1

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsy	nc_st⊦	_Byte	[3:0]	
Description	For TFT of Hsync starting The defar	art posi	tion H-	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00				nc_stL	_Byte[7:0]			
Description	For TFT of Hsync starting The defar	art posi	tion Ľ-l	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00					Hsyr	nc_pwl	∃_Byte	[3:0]	
Description	For TFT of Hsync put The defail	lse wid	lth H-B	yté	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10			Hsyr	າc_pwl	Byte	[7:0]			
Description	For TFT output timing adjust: Hsync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Had	ct_stH	_Byte[3:0]	

Description	For TFT output timing adjust: DE pulse start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x17	38	38 Hact_stL_Byte[7:0]										
Description	For TFT of DE pulse The defail	start p	osition	L-Byte		32024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x18	01					Had	t_pwH	_Byte	3:0]			
Description	For TFT of DE pulse The defail	width I	H-Byte	-	for AM	32024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x19	40 Hact_pwL_Byte[7:0]											
Description	For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											

	1	1							1	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3	:0]	
Description	For TFT of Hsync tot The defail	al cloc	ks H-B	yté	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1B	B8			Ht	otalL_	Byte[7:	:0]			
Description	For TFT of Hsync tot The defar	al cloc	ks H-B	yté	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsy	nc_stH	I_Byte	[3:0]	
Description	For TFT of Vsync starting The defail	art posi	tion Ŭ-	Byte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00			Vsy	nc_stL	_Byte[7:0]			
Description	For TFT of Vsync starting The defail	art posi	tion Ľ-E	adjust: 3yte				on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyr	nc_pwl	-I_Byte	[3:0]	
Description	For TFT of Vsync pu	lse wid	th H-B	yte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	80			Vsyr	nc_pwl	_Byte	[7:0]			
Description	For TFT of Vsync pu	lse wid	th L-By	∕te	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Vac	ct_stH_	Byte[3	3:0]	
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x21	12			Va	ct_stL_	Byte[7	7:0]			
Description	For TFT of Vertical Default	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x22	00					Vac	t_pwH	_Byte[3:0]	
Description	For TFT output timing adjust: Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0				t_pwL	_Byte[7:0]			
Description	For TFT of Vertical A The defar	ctive w	/idth H⋅	-Byte	for AN	32024	0N1. D	on't ne	ed to n	nodify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0x24	01	:0]											
Description	Vertical to	01 VtotalH_Byte[3:0] For TFT output timing adjust: Vertical total width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex)	Default DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB											
· · · /	09 VtotalL Byte[7:0]												
0x25	09			Vt	otalL_l	Byte[7:	0]						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	Х	X	X	X	X	mem	':16] bit ory read addres:	d start	
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write s	start ac	Idress		
Description	Memory	read st	art add	ress			•	•		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1] Reve	ersed				
Description	[0] Load effect	d outpu	t timing	relate	d settir	ng (H sy	nc., V s	sync. ar	nd DE)	to take

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	Х			TestPa ⁻	tternRo	out[6:0]		
Description	When " F The Rou	-		_						

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x2B	00											
Description	When " F The Gou											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
Address		DB7	DB6			DB3 tternBo			DB0	Remark		

If you set the "REG[0x10]_out_test[6]": Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] ,REG[2B],REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

28

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2D	00	Х	Х	Χ	Х	[3]	Rising/falling edge[2]	_	tate :0]	
Description	0: TFT F 1: TFT F Rising/fa 0: The F	POWEF POWEF alling e RGB ou [1:0]: Ite 0 de Ite 90 de	R circui R circui dge[2] at put c at put c egree egree degre	t OFF t ON : lata ard lata ard	e on th	e Risir	Power ON/OF	DCLK.		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	X	Χ	X	Χ	Х	H-(_H byte Offset[3		
Description	Set the F	lorizon	al offse	et				_		

Date: 2009/06/17 AMPIRE CO., LTD.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00			_L	byte H	-Offset[7	7:0]			
Description	Set the F	lorizon	tal offse	et	•	•	•		•	

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	Х	Х	Χ	Х	X	_H byte V-Offset[3:0]			
Description	Set the V	'ertical	offset							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00		_L byte V-Offset[7:0]							
Description	Set the V	Set the Vertical offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4	l] Rese	erved	H	_H byte -def[3:			
Description	[3:0] MS	[3:0] MSB of image horizontal physical resolution in memory								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40		_L byte H-def[7:0]							
Description	[7:0] LSE	[7:0] LSB of image horizontal physical resolution in memory								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
36	01		[7:4	l] Rese	_H byte -def[3:					
Description	[3:0] MS	BB of in	nage ve	ertical p	ohysica	ıl resolut	ion in r	nemor	У	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
37	E0		_L byte V-def[7:0]							
Description	[7:0] LSE	[7:0] LSB of image vertical physical resolution in memory								

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

Date: 2009/06/17 AMPIRE CO., LTD. 29

DISPLAYED COLOR AND INPUT DATA

		LAILD			. ,		•••	. –												
		Color & Gray								D	ATA S	SIGNA	L							
		Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic		Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color		Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
		Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
		Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
		White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
		Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Rea		Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
		Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
		Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
		Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
0.00		Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
		Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
		Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
		Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
		Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	T	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
		:	:	:	:	:	:	:	:	:	:	:	:	:	-:-	:	:	:	:	:
		Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
		Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

10 QUALITY AND RELIABILITY

10.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature : 25 ± 5 °C Humidity : 60 ± 25 % RH.

10.2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.

10.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10.4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



31

10.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterion	for defects	Class of Defect	Accept able level
1	Non display	No non display is allowed		Major	0.4
2	Irregular operation	No irregular operation is all	owed	Major	0.4
3	Short	No short are allowed		Major	0.4
4	Open	Any segments or common are rejectable.	n patterns that don't activate	Major	0.4
5	Black/White spot (I)	Size D (mm) D ≤ 0.1 0.1 < D ≤ 0.15 0.15 < D	Acceptable number Ignore 2 %1 0 s must be more than 20mm.	Minor	1.5
		Bright dot	1		
	Dat Datast	Dark dot	N≦3	Minan	4.5
6	Dot Defect	Total dot defect (Bright dot + Dark dot)	N≦4	Minor	1.5
		Minimum distance betwee dark dot and dark dot	$0.1 < D \le 0.3 \text{mm}, N \le 2$		
7	Back Light	 No Lighting is rejectable Flickering and abnormal 		Major	0.4
8	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C	$\frac{D+E}{2} \le 0.25 \frac{F+G}{2} \le 0.25$	Minor	1.5
	Blemish & Foreign matters	Size D (mm)	Acceptable number		
9	Size: $D = \frac{A+B}{2}$	D ≤ 0.15 0.15 < D ≤ 0.20 0.20 < D ≤ 0.30 0.30 < D	Ignore 3 2 0	Minor	1.5

10	Scratch on Polarizer	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Minor	1.5
11	Bubble in polarizer	Zone A Active area : No bubble are allowed. Zone B Viewing area: < 0.05mm², N< 1	Minor	1.5
12	Stains on LCD panel surface	Stains that cannot be removed even when wiped lightly with a soft cloth or similar cleaning too are rejectable.	Minor	1.5
13	Rust in Bezel	Rust which is visible in the bezel is rejectable.	Minor	1.5
14	Defect of land surface contact (poor soldering)	Evident crevices which is visible are rejectable.	Minor	1.5
15	Parts mounting	Failure to mount parts Parts not in the specifications are mounted Polarity, for example, is reversed	Major Major Major	0.4
16	Parts alignment	 LSI, IC lead width is more than 50% beyond pad outline. Chip component is off center and more than 50% of the leads is off the pad outline. 	Minor Minor	1.5
17	Conductive foreign matter (Solder ball, Solder chips)	 1. 0.45<φ ,N≥1 2. 0.30<φ≤0.45 ,N≥1 φ:Average diameter of solder ball (unit: mm) 3. 0.50<l ,n≥1<="" li=""> L: Average length of solder chip (unit: mm) </l>	Major Minor Minor	0.4 1.5 1.5
18	Faulty PCB correction	Due to PCB copper foil pattern burnout, the pattern is connected, using a jumper wire for repair; 2 or more places are corrected per PCB. Short circuited part is cut, and no resist coating has been performed.	Minor Minor	1.5

11 RELIABILITY TEST CONDITIONS

ITEM	CONDITIONS	NOTE
HIGH TEMPERATURE OPERATION	70 ℃, 240 Hrs	
HIGH TEMPERATURE AND HIGH HUMIDITY OPERATION	60℃,90%RH,240Hrs	
HIGH TEMPERATURE STORAGE	80℃,240Hrs	
LOW TEMPERATURE OPERATION	-20℃,240Hrs	
LOW TEMPERATURE STORAGE	-30℃,240Hrs	
THERMAL SHOCK	-30°C (1Hr) ~80°C (1Hr) 200Cycle	

12 USE PRECAUTIONS

12.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

12.2 Installing precautions

1) The PCB has many ICs that may be damaged easily by static electricity. To prevent

breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.

- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

12.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

12.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or

- less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

12.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.

13 OUTLINE DIMENSION

