

晶采光電科技股份有限公司 AMPIRE CO., LTD.

# SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-320240NTMQW-W0H-A®
APPROVED BY	
DATE	

<b>☐</b> Approved For Specifications		Approved	For	<b>Specifications</b>
--------------------------------------	--	----------	-----	-----------------------

# **AMPIRE CO., LTD.**

4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei City 221, Taiwan (R.O.C.) 22181 新北市 汐止區新台五路一段 116 號 4F TEL:886-2-26967269 , FAX:886-2-26967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

1

Date: 2012/1/13 AMPIRE CO., LTD.

 $<sup>\</sup>square$  Approved For Specifications & Sample

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# RECORD OF REVISION

<b>Revision Date</b>	Page	Contents	Editor
2012/1/13	-	New Release	Rober

#### 1 **Features**

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, LCD controller, a driver circuit and backlight unit.

#### 1.1 TFT Panel Feature:

- (1) Construction: 5.7" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
- (2) Resolution (pixel): 320(R.G.B) X240
- (3) Number of the Colors : 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 40 pin pitch 0.5 FFC
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction: 6 O'clock (The direction it's hard to be discolored):

#### 1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x240x3x6 bits. Ex:320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 8 bit 80 MPU interface.
- (5) 8 bit / 16 bit interface support 65K ( R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

# 2 Physical specifications

Item	Specifications	Unit	
Display resolution(dot)	960 (W) x 240(H)	um	
Active area	115.2 (W) x 86.4 (H)	mm	
Screen size	5.7(Diagonal)	mm	
Pixel size	120 (W) x 360 (H)	um	
Color configuration	R.G.B stripe		
Overall dimension	131.0(W)x102.2(H)x12.4(D)	mm	
Weight	T.B.D	mg	
Backlight unit	LED		

# 3 Default Setting & Option

Interface:

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short	2K	OPEN	OPEN	OPEN	
	2,3 open	ohm				
80-16Bit interface	1,2 short	OPEN	2K	OPEN	OPEN	
	2,3 open		ohm			
80-9Bit interface	1,2 short	OPEN	OPEN	2K	OPEN	
	2,3 open			ohm		
80-8Bit interface	1,2 short	OPEN	OPEN	OPEN	2K	Default
	<b>2,3 open</b>				ohm	
68-18Bit interface	1,2 open	2K	OPEN	OPEN	OPEN	
	2,3 short	ohm				
68-16Bit interface	1,2 open	OPEN	2K	OPEN	OPEN	
	2,3 short		ohm			
68-9Bit interface	1,2 open	OPEN	OPEN	2K	OPEN	
	2,3 short			ohm		
68-8Bit interface	1,2 open	OPEN	OPEN	OPEN	2K	
	2,3 short				ohm	

• Touch panel and Touch panel controller:

Date: 2012/1/13

The user can select the with TP controller or without TP controller.

Pin Define	SK/X1	DO/X2	DI/Y1	TPCS/Y2	IRQ	Remark
Option						
Without TP	NC	NC	NC	NC	NC	Default
With TP / Without	X1	X2	Y1	Y2	NC	
TP controller						
With TP / With	SK	DO	DI	TPCS	IRQ	
TP controller						

If user wants to change the default setting for mass production, please contact with Ampire. We'll apply a new P/N for you.

# 4 Electrical specification

# 4.1 Absolute max. ratings

# 3.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	6.0	V	
Input voltage	$V_{in}$		-0.3	VDD+0.3	V	Note 1

Note1:Hsync, Vsync, DEN, DCLK, R0~R5, G0~G5, B0~B5

## 3.1.2 Environmental Absolute max. ratings

_	OPERATING		STOF	RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	te1	Note1		
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1: Ta <= 40°C: 85% RH max

Ta >  $40^{\circ}$ C : Absolute humidity must be lower than the humidity of 85%RH at  $40^{\circ}$ C


Note2 : For storage condition Ta at -30°C < 48h , at  $80^{\circ}$ C < 100h For operating condition Ta at -20°C < 100h

Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast , response time, another display quality are evaluated at +25°C

Note6 : When LCM is operated over  $40^{\circ}$ C ambient temperature, the I<sub>LED</sub> of the LED back-light should be follow :



Note7: This is panel surface temperature, not ambient temperature.

Note8 : When LCM be operated over than 40°C , the life time of the LED back-light will be reduced.

#### 4.2 Electrical characteristics

#### 4.2.1 DC Electrical characteristic of the LCD

Typical operating conditions (VSS=0V)


Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power supply		VDD	3.1	5.0	5.2	V	
Input Voltage H Le		V <sub>IH</sub>	0.7 VDD	-	VDD	V	Note 1
for logic	L Level	V <sub>IL</sub>	0	-	0.3 VDD	V	NOIE I
Power Supply current		IDD		150		mA	Note 2

Note1: Hsync, Vsync, DEN, DCLK, R0~R5, G0~G5, B0~B5

Note2: fv =60Hz , Ta=25°C , Display pattern : All Black

# 4.2.2 Electrical characteristic of LED Back-light

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
I ED weltere	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0.4	0.0	10.0		I <sub>LED</sub>					
LED voltage	V <sub>AK</sub> 8.4	D Voltage VAK 8.4 9.6	V <sub>AK</sub>	8.4	κ 8.4	8.4	9.6   10.8	9.6   10.8		V	=140mA,Ta=25°C
LED forward ourront	I <sub>LED</sub>		126	140	mA	Ta=25°C					
LED forward current	I <sub>LED</sub>		84	105	mA	Ta=60°C					



The constant current source is needed for white LED back-light driving.


When LCM is operated over 60°C ambient temperature, the I<sub>LED</sub> of the LED

Date: 2012/1/13 AMPIRE CO., LTD.

6


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# back-light should be adjusted to 105mA max




# 4.3 AC Timing characteristic of the Graphic TFT LCD controller

# 4.380 series Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
<b>PW</b> HW	Enable high-level pulse width	66	70		ns	
<b>PW</b> LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
tah	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
PWEH	Enable high-level pulse width	66	70		ns	
PWEL	Enable low level pulse width	33	130		ns	
tase	RS setup time	16	25		ns	
tahe	RS hold time	16	45		ns	
toswe	Write data setup time	50	50		ns	
the	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsbh	CSB hold time	16	30		ns	

# 5 Optical specification


# **5.2** Optical characteristic of the LCD

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response	Rise	$T_r$	⊖=0°	-	15	30	ms	Note 1,2,3,5
Time	Fall	$T_f$		-	35	50	ms	14010 1,2,0,0
Contrast	ratio	CR	At optimized viewing angle	200	350	-		Note 1,2,4,5
	Top			55	60	_		
Viewing	Botto		CD > 10	45	50	-	مام ما	Natad O. F.C
Angle	m Loft		CR≧10	55	60	-	deg.	Note1,2, 5,6
	Left Right			55	60	-		
Prightno	200	YL	I <sub>LED</sub> =126mA, 25℃	427.5	450	-	cd/m²	Note 7
Brightne	:55	ı L	$I_{LED}$ =140mA, $25^{\circ}$ C	475	500	ı	cd/m²	
Pod chrom	aticity	XR		0.610	0.640	0.670		Note 7
Red chrom	alicity	YR		0.314	0.344	0.374		Note 7
Croop obrop	natioity	XG		0.268	0.298	0.328		For reference
Green chron	пансну	YG	⊖ <b>=0</b> °	0.553	0.583	0.613		only. These data should
Blue chromaticity		Хв	⊖=0°	0.102	0.132	0.162		be update
blue chromaticity		YB		0.107	0.137	0.167		according the
White chromaticity		XW		0.282	0.312	0.342		prototype.
vville cilion	ialicity	YW		0.299	0.329	0.359		prototype.

- ( )For reference only. These data should be update according the prototype.
- Note 1:Ambient temperature=25<sup>°</sup>C, and lamp current I<sub>LED</sub>=140mA.To be measured in the dark room.
- Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

### Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time),respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 5:White  $V_i = V_{i50} + 1.5V$ 


Black V<sub>i</sub>=V<sub>i50</sub> +2.0V

"±"means that the analog input signal swings in phase with V<sub>COM</sub> signal.


"– " means that the analog input signal swings out of phase with  $V_{\text{COM}}$  signal.

 $V_{i50}$ : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Date: 2012/1/13

12


# 5.3 Optical characteristic of the Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness	3500			Cd/m2	I <sub>LED</sub> =140mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I <sub>LED</sub> =140mA,Ta=25°C
AVG. Y of 1931 C.I.E.	0.28	0.31	0.34		I <sub>LED</sub> =140mA,Ta=25°C
Brightness Uniformity	80			%	I <sub>LED</sub> =140mA,Ta=25°C

<sup>( )</sup> For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition (Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 6 Interface specifications

# 6.2 Driving signals for the TFT panel


Pin no	Symbol	1/0	Description	Remark
1	DGND	"	GND	rtomant
2	DGND		GND	
3	NC		No connection	
4	NC		No connection	
5	/RESET	H/I	Reset signal for TFT LCD controller	
6	RS		Register and Data select for TFT LCD controller	
7	/CS		Chip select low active signal for TFT LCD controller	
			80mode : /WR low active signal for TFT LCD controller	
8	/WR	H/L	68mode : E signal latch on rising edge	
			80mode : /RD low active signal for TFT LCD controller	
9	/RD	H/L	68mode : R/W signal H: read L: Write	
10	DB0	1	Data Input	
11	DB0 DB1	<u>'</u>	Data Input	
12	DB1	<u>'</u>	Data Input	
13	DB2 DB3	<u> </u>	Data Input	
14	DB3 DB4	<u> </u>	Data Input	
15	DB4 DB5	-	Data Input	
16	DB3 DB6	-		
17		1	Data Input	
	DB7	-	Data Input	
18	DB8	<u> </u>	Data Input	
19	DB9	-	Data Input	
20	DB10	-	Data Input	
21	DB11	ı	Data Input	
22	DB12	1	Data Input	
23	DB13	- 1	Data Input	
24	DB14	<u> </u>	Data Input	
25	DB15	-	Data Input	
26	DB16	-	Data Input	
27	DB17	I	Data Input	
28	65K/262	H/L	Select color data form.	
	1.		11. 2021C L. 001C	
29	DGND		GND	
30	NC		No connection	
31	NC		No connection	
32	NC		No connection	
33	NC		No connection	
34	NC		No connection	
35	VDD		Power supply for the logic	
36	VDD		Power supply for the logic	
37	VDD		Power supply for the logic	
38	DGND		GND	
39	DGND		GND	
40	DGND		GND	

# 6.3 Driving signals for the LED back-light

JST Housing: BHR-03VS-1


Pin no	Symbol	Level	Description	Remark
1	Α	-	LED Anode	
2	NC	-	No connection	
3	K	-	LED Cathode	

### 7 BLOCK DIAGRAM




### 8 Interface Protocol

### 8.28Bit-80/68-Write to Command Register



#### 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 8.3 Data transfer order Setting

# 8.3.1 8 bit interface 65K color (JP21,2 short 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 <sup>st</sup> data	X	X	X	X	X	X	X	X	R4	R3	R2	R1	R0	G5	G4	G3
2 <sup>nd</sup> data	X	X	X	X	X	X	X	X	G2	G1	G0	B4	В3	B2	B1	В0

# 8.3.2 8 bit interface 262K color (Pin2 2,3 short 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 <sup>st</sup> data	X	X	X	X	X	X	X	X							R5	<u>R4</u>
2 <sup>nd</sup> data	X	X	X	X	X	X	X	X	R3	R2	R1	R0	G5	G4	G3	G2
3 <sup>rd</sup> data	X	X	X	X	X	X	X	X	G1	G0	B5	B4	В3	B2	B1	B0

# 9 Register Depiction

	ı						1	1	1				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
00	00		1	MSB of	X-axis	start r	osition	1					
Description	set the ho	orizonta							I				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
01	00			LSB of	X-axis	start p	osition						
Description	set the ho	rizonta											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
02	01	MSB of X-axis end position											
Description	set the ho	ne horizontals end position of display active region											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
03	3F			LSB of	X-axis	end p	osition						
Description	set the ho	rizonta	ls end	positio	n of dis	splay a	ctive re	egion	"				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
04	00		ľ	MSB of	Y-axis	start p	osition	) )	'				
Description	set the ve	ertical s											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
05	00			LSB of	Y-axis	start p	osition						
Description	Set the ve	ertical s	tart po	sition c	of displa	ay activ	e regi	on					
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
06	00	MSB of Y-axis end position											
Description	set the ve	ertical end position of display active region											
Register Address (Hex)	Default (Hex)	DB7											
07		EF LSB of Y-axis end position											
Description	Set the ve	ertical e	end pos	sition o	f displa	ıy activ	e regio	n					

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

After writing data to the display RAM, the Address counter will be increased within setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
08	01	X	X	X	X	X	X	_Panel	IXSize te[1:0]			
Description	Set the p	anel X	size									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
09	40			_Pan	elXSiz	e L_Byte	e[7:0]					
Description	Set the p	anel X	nel X size									

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0A	00	X	X X X X X X I X I I I I I I I I I I I I								
Description	Memory	Memory write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0B	00		[15:8]	bits of	memo	ry write	start a	ddress			
Description	Memory	write st	art add	dress							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0C	00 [7:0] bits of memory write start address										
Description	Memory write start address										

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL	
Description	are for se	elect the T	D]" : The T FT panel o Mhz 02: 5	dot clo			40Mhz F	LL clo	ck. The	ese bits
	These bi	ts are for	: The TFT select the o Parallel pa	output 1		port para	allel and	serial l	RGB in	terface.
		lanking_t (blanking	mp[3]" ) 1: ON ( r	ormal	operati	on)				
	_	us_sel[5:4 1=G , 10=	4]" : It only =B	for se	rial Par	nel				
	0 : norm	al operation	": Self tes on 1: for te o "1", the	est (don				,	0]) Boı	ıt=(Reg
	2c[6:0])		,			. 1/ -			١,	\ · · · · · · · · · · · · · · · · · · ·

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	"0x10_bit_swap[7]" : 0-normal									
	The defa	ault settin	g is suitat	ole for A	AM320	240N1.	Don't no	eed to	modify	it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x11	00	X	X		EVEN			_ODD		
Description	panel 000: RG 001: RB 010: GR 011: GB 100: BR 101: BG Others: Odd line 000: RG 001: RB 010: GR 011: GB 100: BR 101: BG Others:	BBCR CGR RC RC RC RC RC BC BC CB CC CB CC CC CC CC CC CC CC CC	panel dat	a out s	equen		data bu	s order	of par	allel

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsy	nc_stH	_Byte[	3:0]	
Description	Hsync sta	output timing adjust: start position H-Byte ault setting is suitable for AM320240N1. Don't need to modify it.								nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00			Hsy	nc_stL	_Byte[	7:0]			
Description	For TFT of Hsync starting The defails	art posi	tion Ľ-l	Byte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark							
0x14	00					Hsyı	nc_pwF	I_Byte	[3:0]	
Description	For TFT output timing adjust:									

Date: 2012/1/13 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

		Hsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x15	10			Hsy	nc_pwI	_Byte	[7:0]					
Description	For TFT of Hsync put The defar	lse wid	Ith L-B	yte	for AIV	32024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x16	00					Ha	ct_stH_	Byte[3	3:0]			
Description	DE pulse	FT output timing adjust: ulse start position H-Byte default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark									
0x17	38			Ha	ct_stL_	Byte[7	:0]					
Description	For TFT of DE pulse The defail	start p	osition	L-Byte		32024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x18	01					Hac	t_pwH	_Byte[	3:0]			
Description	For TFT output timing adjust: DE pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x19	40			Hac	ct_pwL	_Byte['	7:0]					
Description	For TFT output timing adjust: DE pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	otalH_	Byte[3:	:0]	
Description	For TFT (	output 1	timing a	adjust:		•	•	•	•	

22

Date: 2012/1/13 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	Hsync tot The defar			•	for AM	32024	0N1. D	on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	(Hex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark									
0x1B	B8	B8 HtotalL_Byte[7:0]									
Description	For TFT output timing adjust: Hsync total clocks H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										

	1	ı					ı.		1	1
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1C	00					Vsy	nc_stH	_Byte[	3:0]	
Description	For TFT of Vsync starting The defail	art posi	tion Ŭ-	Byte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1D	00				nc_stL	_Byte[	7:0]			
Description	For TFT of Vsync state The defail	art posi	tion Ľ-l	3yte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1E	00					Vsyı	nc_pwF	I_Byte	[3:0]	
Description	For TFT of Vsync pu	lse wid	th H-B	yte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1F	08			Vsy	nc_pwI	_Byte	[7:0]			
Description	For TFT output timing adjust: Vsync pulse width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x20	00					Va	ct_stH_	Byte[3	:0]	
Description	For TFT output timing adjust:									

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	Vertical DE pulse start position H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x21	12			Va	ct_stL_	Byte[7	:0]					
Description	For TFT of Vertical Defaute	E puls	e start	positio			0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x22	00					Vac	t_pwH	_Byte[:	3:0]			
Description	Vertical A	For TFT output timing adjust:  Vertical Active width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.										
Register Address (Hex)	Default (Hex)	Fault ex) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark										
0x23	F0			Vac	t_pwL	_Byte[	7:0]					
Description	For TFT of Vertical A	ctive w	∕idth H	-Byte	for AIV	132024	0N1. D	on't ne	ed to n	nodify it.		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x24	01					Vt	totalH_	Byte[3	:0]			
Description	For TFT output timing adjust:  Nertical total width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.											
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x25	09				totalL_	Byte[7:	0]	-				
Description	For TFT output timing adjust:  Vertical total width L-Byte  The default setting is suitable for AM320240N1. Don't need to modify it.											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	X	X	X	X	X	memo	:16] bit ory read address	d start	
Description	Memory	read st	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark

Date: 2012/1/13 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

27	00		[15:8]	bits of	memo	ry write	start a	ddress	}	
Description	Memory	read st	art add	ress		•				•
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write	start a	ddress		
Description	Memory i	read sta	art add	ress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
29	00			[7:1	] Reve	rsed				
Description	[0] Load effect	output	timing	relate	d settir	ıg (H sy	nc., V	sync. a	and DE)	to take
Register Address (Hex)	Default (Hex)	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark								
0x2A	00	X			TestPa	tternRo	ut[6:0]			
Description	When " R The Rout	_			-		<b>;</b>			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	X			TestPa	tternGo	ut[6:0]			
Description		REG[0x10]_out_test[6]" : Self test =1 ; ut data equal to TestPatternGout[6:0]								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	X			TestPa	tternBo	ut[6:0]			
Description	When " R The Bout	_	_	_	_		;			

If you set the "  $REG[0x10]_{out\_test[6]}$ ": Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A] , REG[2B], REG[2C] data.

REG[2A]=0x3F REG[2B]=0x00 REG[2C]=0x00

Date: 2012/1/13

REG[2A]=0x00 REG[2B]=0x3F REG[2C]=0x00 REG[2A]=0x00 REG[2B]=0x00 REG[2C]=0x3F

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	,	DB1	DB0	Remark
0x2D	00	X	X	X	X	[3]	Rising/fa edge[2	_		tate :0]	
Description	0: TFT P 1: TFT P Rising/fa 0: The R	POWER POWER Illing ed GB out	circui circui lge[2] : put da	t OFF t ON ta are o	n the F	Rising (	T Power ( edge of the edge of the	DN/OF	K.	itrol	
'	_rotate [1 00 : rotat 01 : rotat 10 : rotat 11 : rotat	1:0]: e 0 deg e90 deg e 270 d	ree gree egree				U				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	I DB	3 DB2	DB1	DB	) Re	emark
30	00	X	X	X	X	X		_H byt Offset			
Description	Set the I	Horizon	tal offs	set							
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	I DB	3 DB2	DB1	DB(	) Re	emark
31	00				byte ]	H-Offs	et[7:0]				
Description	Set the I	Horizon	tal offs	set	_				_		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	I DB	3 DB2	DB1	DB(	) Re	emark
32	00	X	X	X	X	X		_H byt Offset[			
Description	Set the \	/ertical	offset								
Register Address (Hex)	Default (Hex)	DB7	DB6					DB1	DB	) Re	emark
33	00L byte V-Offset[7:0]										
Description	Set the \	Set the Vertical offset									

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
34	00		[7:4	l] Rese	erved			_H byte -def[3:			
Description	[3:0] MS	BB of in	nage h	orizont	al phys	ical resc	lution	in mem	nory		
Register Address (Hex)	Default (Hex)	DB7									
35	40		_L byte H-def[7:0]								
Description	[7:0] LSB	of ima	ge hor	izontal	physic	al resolu	ition in	memo	ry		
Register Address (Hex)	Default (Hex)	DB7									
36	01		[7:4	l] Rese	rved		_H by	te V-de	ef[3:0]		
Description	[3:0] MS	BB of in	nage ve	ertical p	ohysica	ıl resolut	ion in r	nemor	У		
Register Address (Hex)	Default (Hex)	DB7	DB7   DB6   DB5   DB4   DB3   DB2   DB1   DB0								
37	E0				L byte '	V-def[7:0	)]				
Description	[7:0] LSB	LSB of image vertical physical resolution in memory									

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

 $EX: 320x480x18bit \ REG[34] = 0x01 \ , \ REG[35] = 0x40 \ , \ REG[36] = 0x01 \ , \ REG[37] = 0xE0$ 

EX: 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0

# **10** Application Note:

```
CLR_CS1;
                         // /CS=0
 CLR_nWRL;
                          ///WR=0
 DB16OUT(Addr);
                         // Data Bus OUT
 SET_nWRL;
                          ///WR=1
 SET_RS;
                          // RS=1
 SET_CS1;
                          // CS=1
 }
void AMP506_80Mode_Command_SendData(BYTE Data)
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Data);
 SET_nWRL;
 SET_RS;
 SET_CS1;
 }
void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)
{
 AMP506\_80 Mode\_Command\_SendAddress (CMD\_Address);
 AMP506_80Mode_Command_SendData(CMD_Value);
}
void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Dat16bit>>8);
 SET_nWRL;
                                 // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
SET_nRD;
  SET_RS;
  CLR_CS1;
  CLR_nWRL;
  DB16OUT(Dat16bit);
  SET_nWRL;
                                     // Low to High Latch Data to AMP506 Buffer
  SET_CS1;
}
void Initial_AMP506(void)
{
  AMP506_Command_Write(0x40,0x12);
                                          /*[7:6] Reserved
                                            [5] PLL control pins to select out frequency range
                                            0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
                                            [4] Reserved [3] Reserved
                                            [2:1] Output Driving Capability
                                            00: 4mA 01: 8mA 10: 12mA 11: 16mA
                                            [0] Output slew rate
                                            0: Fast 1: Slow
AMP506_Command_Write(0x41,0x01);
                                          //Set PLL=40Mhz*(0x42)/(0x41)
AMP506_Command_Write(0x42,0x01);
                                          //0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider,
                                            6bit(1~63)
                                           //0x42 [7:6] Reserved [5:0] PLL Programmable loop
                                            divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);
                                        // MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);
                                        // LSB of horizontal start coordinate value
AMP506_Command_Write(0x02,0x01);
                                        // MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F);
                                        // LSB of horizontal end coordinate value
          AMP506_Command_Write(0x04,0x00);
                                                  // MSB of vertical start coordinate value
          AMP506_Command_Write(0x05,0x00);
                                                  // LSB of vertical start coordinate value
          AMP506_Command_Write(0x06,0x01);
                                                   // MSB of vertical end coordinate value
          AMP506_Command_Write(0x07,0x3F);
                                                   // LSB of vertical end coordinate value
          AMP506_Command_Write(0x08,0x01); // MSB of input image horizontal resolution
          AMP506_Command_Write(0x09,0x40); // LSB of input image horizontal resolution
          AMP506_Command_Write(0x0a,0x00); //[17:16] bits of memory write start address
```

```
AMP506_Command_Write(0x0b,0x00); //[15:8] bits of memory write start address
          AMP506 Command Write(0x0c,0x00); //[7:0] bits of memory write start address
AMP506_Command_Write(0x10,0x0D); /*[7] Output data bits swap
                                                                    0: Normal 1:Swap
                                        [6] Output test mode enable 0: disable 1: enable
                                        [5:4] Serial mode data out bus selection
                                        00: X_ODATA17 ~ X_ODATA12 active, others are set to zero
                                        01: X_ODATA11 ~ X_ODATA06 active, others are set to zero
                                        10: X_ODATA05 ~ X_ODATA00 active, others are set to zero
                                        11: reserved
                                        [3] Output data blanking
                                        0: set output data to 0
                                                                1: Normal display
                                      [2] Parallel or serial mode selection
                                        0: serial data out
                                                                1: parallel data output
                                      [1:0] Output clock selection
                                      00: system clock divided by 2
                                      01: system clock divided by 4
                                      10: system clock divided by 8
                                      11: reserved */
          AMP506_Command_Write(0x11,0x05);
      /*[7] Reserved
        [6:4] Even line of serial panel data out sequence or data bus order of parallel panel
         000: RGB
                     001: RBG
                                               011: GBR 100: BRG 101: BGR
                                  010: GRB
                                                                                   Others: reserved
        [3] Reversed
         [2:0] Odd line of serial panel data out sequence
         000: RGB
                     001: RBG
                                  010: GRB
                                                011: GBR 100: BRG 101: BGR Others: reserved
       AMP506_Command_Write(0x12,0x00);
                                                // [3:0] MSB of output H sync. pulse start position
       AMP506_Command_Write(0x13,0x00);
                                                //[7:0] LSB of output H sync. pulse start position
       AMP506_Command_Write(0x14,0x00);
                                                // [3:0] MSB of output H sync. pulse width
        AMP506_Command_Write(0x15,0x10);
                                                   //[7:0] LSB of output H sync. pulse width
        AMP506_Command_Write(0x16,0x00);
                                                   //[3:0] MSB of output DE horizontal start position
        AMP506_Command_Write(0x17,0x38);
                                                   //[7:0] LSB of output DE horizontal start position
     AMP506 Command Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel
     AMP506_Command_Write(0x19,0x40); //[7:0] LSB of output DE horizontal active region in pixel
     AMP506_Command_Write(0x1a,0x01); //[7:4] Reserved [3:0] MSB of output H total in pixel
```

}

Date: 2012/1/13

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
AMP506_Command_Write(0x1b,0xb8);
                                             //[7:0] LSB of output H total in pixel
     AMP506 Command Write(0x1c,0x00);
                                              //[3:0] MSB of output V sync. pulse start position
     AMP506_Command_Write(0x1d,0x00);
                                              //[7:0] of output V sync. pulse start position
     AMP506_Command_Write(0x1e,0x00);
                                              //[7:4] Reserved [3:0] MSB of output V sync. pulse width
     AMP506_Command_Write(0x1f,0x08);
                                              //[7:0] LSB of output V sync. pulse width
     AMP506_Command_Write(0x20,0x00);
                                              // [3:0] MSB of output DE vertical start position
     AMP506_Command_Write(0x21,0x12);
                                              //[7:0] LSB of output DE vertical start position
     AMP506_Command_Write(0x22,0x00);
                                              // [3:0] MSB of output DE vertical active region in line
     AMP506_Command_Write(0x23,0xf0);
                                              //[7:0] LSB of output DE vertical active region in line
     AMP506_Command_Write(0x24,0x01);
                                              //[7:4] Reversed [3:0] MSB of output V total in line
                                              //[7:0] LSB of output V total in line
     AMP506_Command_Write(0x25,0x09);
                                              // [17:16] bits of memory read start address
     AMP506_Command_Write(0x26,0x00);
     AMP506_Command_Write(0x27,0x00);
                                              //[7:0] [15:8] bits of memory read start address
     AMP506_Command_Write(0x28,0x00);
                                              //[7:0] [7:0] bits of memory read start address
    AMP506_Command_Write(0x29,0x01);
    //[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect
   AMP506_Command_Write(0x2d,0x08);
                                            /* [7:4] Reserved
                                              [3] Output pin X_DCON level control
                                              [2] Output clock inversion 0: Normal 1: Inverse
                                              [1:0] Image rotate
                                               00: 0° 01: 90° 10: 270° 11: 180°
   AMP506_Command_Write(0x30,0x00);
                                             //[7:4] Reserved [3:0] MSB of image horizontal shift value
   AMP506_Command_Write(0x31,0x00);
                                             //[7:0] LSB of image horizontal shift value
   AMP506_Command_Write(0x32,0x00);
                                             //[7:4] Reserved [3:0] MSB of image vertical shift value
   AMP506_Command_Write(0x33,0x00);
                                             //[7:0] LSB of image vertical shift value
   AMP506_Command_Write(0x34,0x01);
  // [3:0] MSB of image horizontal physical Resolution in memory
   AMP506_Command_Write(0x35,0x40);
   //[7:0] LSB of image horizontal physical resolution in memory
        AMP506_Command_Write(0x36,0x01);
//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory
        AMP506_Command_Write(0x37,0xe0);
//[7:0] LSB of image vertical physical resolution in memory
```

}

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)
{
          AMP506_80Mode_Command_SendAddress(0x00);
           AMP506\_80Mode\_Command\_SendData((S\_X)>>8);
           AMP506_80Mode_Command_SendData(S_X);
           AMP506\_80Mode\_Command\_SendData((E\_X-1)>>8);
           AMP506_80Mode_Command_SendData(E_X-1);
           AMP506_80Mode_Command_SendData(S_Y>>8);
           AMP506_80Mode_Command_SendData(S_Y);
           AMP506_80Mode_Command_SendData((E_Y-1)>>8);
           AMP506_80Mode_Command_SendData(E_Y-1);
}
void Full_386SCR(uint16 Dat16bit)
 int32 k,1;
 AMP506_WindowSet(0,0,Resolution_X,Resolution_Y);
 AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
 for(k=0;k<240*2;k++)
    for(l=0;l<320;l++)
     {
        AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
      }
   }
 AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


The TFT LCD controller default value is for AM320240N1 already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

- 10.2 Step 1: Make sure the interface Protocol.
- 10.3 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size = 240 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0
  - 10.4 Step 3: Define the Panel X Size = 320

REG[8]=0x01, REG[9]=0x40

10.5 Step4: Define the Write window. Start=(0,0) End=(619,239) REG[0]=0x00, REG[1]=0x00, REG[2]=0x02, REG[3]=0x6B, // Start X , End X REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y ,End Y



10.6 Step5: Write the 640x240x18 bit data consecutively



10.7 Step6: The display will show the following image.



10.8 Step7: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0. You will see



10.9 Step8: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 320 , REG[30]=01 REG[31]=40 . You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# DISPLAYED COLOR AND INPUT DATA

	Color & Gray								D	ATA S	SIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Reu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

## 11 QUALITY AND RELIABILITY

#### 11.1. Scope

Specifications contain

- 11.1.1 Display Quality Evaluation
- 11.1.2 Mechanics Specification

# 11.2. Sampling Plan

Unless there is other agreement, the sampling plan for incoming inspection shall

follow MIL-STD-105E LEVEL II.

- 11.2.1 Lot size: Quantity per shipment as one lot (different model as different lot ).
- 11.2.2 Sampling type: Normal inspection, single sampling.
- 11.2.3 Sampling level: Level II.
- 11.2.4 AQL: Acceptable Quality Level

Major defect: AQL=0.65 Minor defect: AQL=1.0

### 11.3. Panel Inspection Condition

## 11.3.1 Environment:

Room Temperature: 25±5°C.

Humidity: 65±5% RH.

Illumination: 300 ~ 700 Lux.

11.3.2 Inspection Distance:

35-40 cm

#### 11.3.3 Inspection Angle:

The vision of inspector should be perpendicular to the surface of the Module.

### 11.3.4 Inspection time:

Perceptibility Test Time: 20 seconds max.

# 11.4. Display Quality


#### 11.4.1 Function Related:

The function defects of line defect, abnormal display, and no display are considered Major defects.

#### 11.4.2 Bright/Dark Dots:

Defect Type / Specification	G0 Grade	A Grade
Bright Dots	0	N≤ 2
Dark Dots	0	N≤ 3
Total Bright and Dark Dots	0	N≤ 4

[Note 1]
Judge defect dot and adjacent dot as following.




- (1) One pixel consists of 3 sub-pixels, including R,G, and B dot.(Sub-pixel = Dot)
- (2) The definition of dot: The size of a defective dot over 1/2 of whole dot is regarded as one defective dot.
- (3) Allow above (as A, B, C and D status) adjacent defect dots, including bright and dart adjacent dot. And they will be counted 2 defect dots in total quantity.
- (4) Defects on the Black Matrix, out of Display area, are not considered as a defect or counted.
- (5) There should be no distinct non-uniformity visible through 6% ND Filter within 2 sec inspection times.


### 4.3 Visual Inspection specifications:

Defect Type	Specification	Count(N)
Dot Shape (Particle、Scratch and Bubbles in display area)	D≤0.2mm	Ignored
	0.2mm < D≤ 0.4mm	N≤ 3
	D > 0.4mm	N=0
Line Shape (Particles、Scratch、Lint and Bubbles in display area)	W≤ 0.05mm	Ignored
	0.05mm <w≤ ,="" 0.1mm="" 4mm<="" l≤="" td=""><td>N≤ 3</td></w≤>	N≤ 3
	W > 0.1mm , L > 4mm	N=0

[Note 2] W: Width[mm], L: Length[mm], N: Number,  $\varphi$ : Average Diameter



[Note 3] Bright dot is defined through 6% transmission ND Filter as following.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 12 Reliability test items (Note2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta=80°C 240Hrs	
2	Low temperature storage	Ta=-30°C 240Hrs	
3	High temperature operation	Ta=70°C 240Hrs	
4	Low temperature operation	Ta=-20°C 240Hrs	
5	High temperature and high humidity	Ta=40°C,85% RH 240Hrs	Operation
6	Heat shock	-30°C~80°C/200 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	$\pm$ 200V,200Pf(0 $\Omega$ ),once for each terminal	Non-operation
8	Vibration	Frequency range :8~33.3Hz Stoke :1.3mm Sweep :2.9G,33.3~400Hz Cycle :15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms,±X, ±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (With carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68~34
11	Drop (with carton)	Height:60cm 1 corner,3 edges,6 surfaces	JIS Z0202

# 13 USE PRECAUTIONS

## 13.2 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

## 13.3 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

### 13.4 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or

fluorescent light.

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

## 13.5 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### **13.6** Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warranty for all products and three months warrantee for all repairing products.

# 14 OUTLINE DIMENSION

