

晶采光電科技股份有限公司 AMPIRE CO., LTD.

# SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-320240NSTNQW-W0H
APPROVED BY	
DATE	

- ☐ Approved For Specifications
- **☑** Approved For Specifications & Sample

AMPIRE CO., LTD.

Building D., 2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)

台北縣汐止市新台五路一段 88 號 2 樓(東方科學園區 D 棟)

TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

Date: 2008/3/31 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# RECORD OF REVISION

<b>Revision Date</b>	Page	Contents	Editor
2007/8/9	-	New Release	Sunglin
2008/3/31	7	Modify electrical characteristic of led back-light	Kasha
	45	Add guarantee declaration	Kasha

## 1 Features

5.7 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 5.7" TFT-LCD panel, LCD controller, power driver circuit and backlight unit.

## 1.1 TFT Panel Feature:

- (1) Construction: 5.7" a-Si color TFT-LCD, White LED / CCFL Backlight and PCB.
- (2) Resolution (pixel): 320(R.G.B) X240
- (3) Number of the Colors: 262K colors (R, G, B 6 bit digital each)
- (4) LCD type: Transmissive Color TFT LCD (normally White)
- (5) Interface: 54 pin pitch 0.5 FFC
- (6) Power Supply Voltage: 3.3V single power input. Built-in power supply circuit.
- (7) Viewing Direction:12 O'clock (The direction it's hard to be discolored ):

## 1.2 LCD Controller Feature:

- (1) MCU interface 8/9/16/18 bit 80&68 series MCU interface.
- (2) Display RAM size: 640x240x3x6 bits. Ex:320x240 two frame buffer with 262K colors.
- (3) Arbitrary display memory start position selection.
- (4) MCU interface: 16 bit 80 MPU interface.
- (5) 8 bit / 16 bit interface support 65K ( R5G6B5) /262K(R6G6B6) colors data format.
- (6) 9 bit / 18 bit interface support 262K(R6G6B6) colors data format only.

# 2 Physical specifications

Item	Specifications	Unit	
Display resolution(dot)	960 (W) x 240(H)	Mm	
Active area	115.2 (W) x 86.4 (H)	Mm	
Screen size	5.7(Diagonal)	Mm	
Pixel size	120 (W) x 360 (H)	Um	
Color configuration	R.G.B stripe		
Overall dimension	144.0(W)x104.6(H)x13.0(D)	Mm	
Weight	T.B.D	Mg	
Backlight unit	LED		

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 3 Default Setting & Option

## • Interface:

The user can select the MCU interface by change the Jumper & Resister Array.

Setting	JP1	RA1	RA2	RA3	RA4	Remark
Interface Type						
80-18Bit interface	1,2 short	2K	OPEN	OPEN	OPEN	
	2,3 open	ohm				
80-16Bit interface	1,2 short	OPEN	2K	OPEN	OPEN	Default
	<b>2,3 open</b>		ohm			
80-9Bit interface	1,2 short	OPEN	OPEN	2K	OPEN	
	2,3 open			ohm		
80-8Bit interface	1,2 short	OPEN	OPEN	OPEN	2K	
	2,3 open				ohm	
68-18Bit interface	1,2 open	2K	OPEN	OPEN	OPEN	
	2,3 short	ohm				
68-16Bit interface	1,2 open	OPEN	2K	OPEN	OPEN	
	2,3 short		ohm			
68-9Bit interface	1,2 open	OPEN	OPEN	2K	OPEN	
	2,3 short			ohm		
68-8Bit interface	1,2 open	OPEN	OPEN	OPEN	2K	
	2,3 short				ohm	

## Connector

33Pin Pin Header	80/68 8/9/16/18 bit interface	Defaul
( Pitch 0.5 x 33 pin)		

# 4 Electrical specification

## 4.1 Absolute max. ratings

## 4.1.1 Electrical Absolute max. ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDD	VSS=0	-0.3	5.5	V	
Input voltege	V <sub>in</sub>		-0.3	VDD+0.3	V	Note 1

Note1: /CS,/WR,/RD,RS,DB0~DB7

## 4.1.2 Environmental Absolute max. ratings

_	OPER	ATING	STOF	RAGE	
Item	MIN	MAX	MIN	MAX	Remark
Temperature	-20	70	-30	80	Note2,3,4,5,6,7
Humidity	No	te1	No	te1	
Corrosive Gas	Not Acc	eptable	Not Acceptable		

Note1 : Ta <= 40° ∴ : 85% RH max

Ta >  $40^{\circ}$ C: Absolute humidity must be lower than the humidity of

85%RH at 40°C

Note2 : For storage condition Ta at  $-30^{\circ}$ C < 48h , at  $80^{\circ}$ C < 100h

For operating condition Ta at -20°C < 100h


Note3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note4: The response time will be slower at low temperature.

Note5 : Only operation is guarantied at operating temperature. Contrast, response time, another display quality are evaluated at +25°C

Note6:

 LED BL : When LCM is operated over 40<sup>o</sup>C ambient temperature, the I<sub>LED</sub> of the LED back-light should be follow :



Note7: This is panel surface temperature, not ambient temperature.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## Note8:

## 4.1.3 LED back-light Unit Absolute max. ratings

Item	Symbol	Ratings	Unit	Remark
Peak forward Current	ΙF	360	mA	
Reverse Voltage	VR	12	V	
Power Dissipation	Ро	4.32	W	

## 4.2 Electrical characteristics

## 4.2.1 DC Electrical characteristic of the LCD

Typical operting conditions (VSS=0V)

Item	,	Symbol	Min.	Тур.	Max.	Unit	Remark
Power supply		VDD	3.1	5.0	5.2	V	
Input Voltage for logic	H Level	V <sub>IH</sub>	2.0	-	5.5	V	Note 1
	L Level	$V_{IL}$	VSS	-	0.8	V	NOLE I
Output Voltage for Logic	H Level	V <sub>OH</sub>	2.4	1	VDD	V	Note 2
	L Level	$V_{OL}$	VSS		0.4	V	Note 2
Power Supply current		IDD	-	150	-	mA	Note 3

Note1: With 5V Tolerance Input, /CS, /WR,/RD,RS,DB0~DB17

Note2: DB0~DB17


Note3: fV = 60Hz,  $Ta = 25^{\circ}C$ , VDD = 3.3V, DCLK = 10MHz, PLL frequency = 40MHz,

6


Display pattern : All Black

4.2.2 Electrical characteristic of LED Back-light

Paramenter	Symbol	Min.	Тур.	Max.	Unit	Condiction
LED voltage	$V_{AK}$		10.5	12	V	I <sub>LED</sub> =140mA,Ta=25°C
LED forward current	I <sub>LED</sub>		330	360	mA	Ta=25°ℂ
LED forward current	I <sub>LED</sub>		210	240	mA	Ta=60°C




■ The constant current source is needed for white LED back-light driving. When LCM is operated over 60°C ambient temperature, the I<sub>LED</sub> of the LED back-light should be adjusted to 240mA max



# 3.3 AC Timing characteristic of the Graphic TFT LCD controller


## 4.3 80 series Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
<b>PW</b> HW	Enable high-level pulse width	66	70		ns	
<b>PW</b> LW	Enable low-level pulse width	33	130		ns	
tas	RS setup time	16	25		ns	
<b>t</b> AH	RS hold time	16	45		ns	
tosw	Write data setup time	50	50		ns	
thwr	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsb-h	CSB hold time	16	30		ns	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 4.4 68eries Timing



Symbol	Parameter	Min	Тур	Max	Unit	Remark
tcycle	Enable cycle time	100	200		ns	
<b>PW</b> EH	Enable high-level pulse width	66	70		ns	
PWEL	Enable low level pulse width	33	130		ns	
tase	RS setup time	16	25		ns	
<b>t</b> AHE	RS hold time	16	45		ns	
toswe	Write data setup time	50	50		ns	
the	Write data hold time	50	40		ns	
tcsb-s	CSB setup time	16	20		ns	
tcsbh	CSB hold time	16	30		ns	

# 5 Optical specification

## 5.1 Optical characteristic:

Item		Symbol	Conditon	Min.	Тур.	Max.	Unit	Remark
Response	Rise	Tr	⊖=0°	-	15	30	ms	Note 1 2 2 5
Time	Fall	T <sub>f</sub>		-	35	50	ms	Note 1,2,3,5
Contrast	ratio	CR	At optimized viewing angle	200	350	-		Note 1,2,4,5
	Тор			55	60	_		
Viewing	Botto		OD > 40	45	50	_		
Angle	m		CR≥10	55	60	_	deg.	Note1,2, 5,6
	Left			55	60	-		
Drightne	Right							
Brightne LED B			I <sub>LED</sub> =330mA, $25^{\circ}$ C	475	500	-	cd/m²	
Dod obrom	oticity.	XR		0.610	0.640	0.670		NI-1- 7
Red chrom	alicity	YR		0.314	0.344	0.374		Note 7
Croop obrop	natioity	XG		0.268	0.298	0.328		For reference
Green chron	HallCity	YG	⊖=0°	0.553	0.583	0.613		only. These data should
Plus obromoticity		Хв	⊖=0°	0.102	0.132	0.162		be update
Blue chromaticity		YB		0.107	0.137	0.167		according the
White chromaticity		ΧW		0.282 0.312		0.342		prototype.
vviille Cilion	White chromaticity			0.299	0.329	0.359		prototype.

( )For reference only. These data should be update according the prototype.

## Note 1:


- LED BL :Ambient temperature=25<sup>o</sup>C, and lamp current I<sub>LED</sub>=330mA. To be measured in the dark room.
- CCFL BL: Ambient temperature=25<sup>o</sup>C, and lamp current I<sub>L</sub>=6 mArms. To be measured in the dark room.

Note 2:To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-7,after 10 minutes operation.

## Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio(CR)= Photo detector output when LCD is at "White" state
Photo detector Output when LCD is at "Black" state

Note 5:White  $V_i=V_{i50}+1.5V$ Black  $V_i=V_{i50}+2.0V$ 


Date: 2008/3/31

"±"means that the analog input signal swings in phase with V<sub>COM</sub> signal.


"-- " means that the analog input signal swings out of phase with  $V_{\text{COM}}$  signal.

 $V_{i50}$ : The analog input voltage when transmission is 50%. The 100% Transmission is defined as the transmission of LCD panel when all the Input terminals of module are electrically opened.

Note 6.Definition of viewing angle, Refer to figure as below.



Note 7.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


## 5.2 Optical characteristic of the LED Back-light

ITEM	MIN	TYP	MAX	UNIT	Condition
Bare Brightness		7000		Cd/m2	I <sub>LED</sub> =330mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I <sub>LED</sub> =330mA,Ta=25°C
AVG. X of 1931 C.I.E.	0.28	0.31	0.34		I <sub>LED</sub> =330mA,Ta=25°C
Brightness Uniformity	80			%	I <sub>LED</sub> =330mA,Ta=25°C

( )For reference only. These data should be update according the prototype.

Note1: Measurement after 10 minutes from LED BL operating.

Note2: Measurement of the following 9 places on the display.



Note3: The Uniformity definition

Date: 2008/3/31

(Min Brightness / Max Brightness) x 100%

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 5.3 Touch Panel Electrical Specification

Parameter	Condition	Standard Value				
Terminal Resistance	X Axis	400 ~ 900 Ω				
Terminar Resistance	Y Axis	200 ~ 500 Ω				
Insulating Resistance	DC 25 V	More than $10M\Omega$				
Linearity		±1.5 %				
Notes life by Pen	Note a	100,000 times(min)				
Input life by finger	Note b	1,000,000 times (min)				

## Note A.

Notes area for pen notes life test is 10 x 9 mm.

Size of word is 7.5 x 6.72 Shape of pen end: R0.8

Load: 250 g

Note B

By Silicon rubber tapping at same point

Shape of rubber end: R8

Date: 2008/3/31

Load: 200g Frequency: 5 Hz

## Interface

No.	Symbol	Function
1	XR	Touch Panel Right Signal in X Axis
2	YU	Touch Panel Upper Signal in Y Axis
3	XL	Touch Panel Left Signal in X Axis
4	YL	Touch Panel Low Signal in Y Axis


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 6 Interface specifications

# 6.1 Driving signals for the TFT panel

Pin no	Symbol	1/0	Description	Remark
1	/RESET	I	Reset Signal	
2			80 Series: Write Signal	
	/WR	ı	68 Series: R/W Signal	
3	/CS	ı	Chip Select Signal	
4	RS	I	Data type selection	
5			80 Series: Read signal	
	RD	II	68 Series: Enable signal(E)	
6	D0	I/O	<u> </u>	
7	D1	I/O		
8	D2	I/O		
9	D3	I/O	Data in muttautaut	
10	D4	I/O	Data input/output	
11	D5	I/O		
12	D6	I/O		
13	D7	I/O		
14	DGND		Ground	
15	D8	I/O		
16	D9	I/O		
17	D10	I/O		
18	D11	I/O		
19	D12	I/O		
20	D13	I/O	Data input/output	
21	D14	I/O		
22	D15	I/O		
23	D16	10		
24	D17	10		
25	VDD	Ρ	Power Supply for Logic	
26	VDD	Р		
27	DGND	Р	Ground	
28	DGND	Р		
29			When use 8 or 16 bit MPU interface. The 65k/262k	
			data format can be select. Lo:65K Hi:262K colors	
	65K/262K	I		
			When use 9 or 18bit MPU interface. The 262K data	
			can be used only. The 65K/262K pin must set to Hi	
30	DGND	Р	Ground	
31	NC		Not use	
32	NC		Not use	
33	NC		Not use	


# 7 BLOCK DIAGRAM




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 8 Interface Protocol

## 8.1 8Bit-80/68- Write to Command Register



## 8.2 8Bit-80/68-Write to Display RAM



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 8.3 Data transfer order Setting

## 8.3.1 8 bit interface 65K color (JP2 1,2 short 65K/262K =Low)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 <sup>st</sup> data	X	X	X	X	X	X	X	X	R4	R3	R2	R1	R0	G5	G4	G3
2 <sup>nd</sup> data	X	X	X	X	X	X	X	X	G2	G1	G0	B4	В3	B2	B1	B0

# 8.3.2 8 bit interface 262K color (JP2 2,3 short 65K/262K =High)

DB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 <sup>st</sup> data	X	X	X	X	X	X	X	X							R5	R4
2 <sup>nd</sup> data	X	X	X	X	X	X	X	X	R3	R2	R1	R0	G5	G4	G3	G2
3 <sup>rd</sup> data	X	X	X	X	X	X	X	X	G1	G0	B5	B4	B3	B2	B1	B0

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 9 Register Depiction

P												
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
00	00			MSB of	X-axis	start r	osition	1	'			
Description	set the ho	orizonta							Į			
Register												
Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
01	00			LSB of	X-axis	start p	osition					
Description	set the ho	orizonta				•						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
02	01			MSB o	f X-axis	s end p	osition					
Description	set the ho	01 MSB of X-axis end position et the horizontals end position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
03	3F	3F LSB of X-axis end position										
Description	set the ho	set the horizontals end position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
04	00			MSB of	Y-axis	start r	osition	)	'			
Description	set the ve	ertical s										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
05	00			LSB of	Y-axis	start p	osition					
Description	Set the ve	ertical s	tart po	sition o	of displa	ay activ	e regio	on				
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
06	00	00 MSB of Y-axis end position										
Description	set the ve	set the vertical end position of display active region										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
07	EF LSB of Y-axis end position											
Description	Set the ve	Set the vertical end position of display active region										

To simplify the address control of display RAM access, the window area address function allows for writing data only within a window area of display RAM specified by registers REG[00]~REG[07].

After writing data to the display RAM, the Address counter will be increased within

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

setting window address-range which is specified by


MIN X address (REG[0] & REG[1])

MAX X address (REG[2] & REG[3])

MIN Y address (REG[4] & REG[5])

MAX Y address (REG[6] & REG[7])

Therefore, data can be written consecutively without thinking the data address.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
08	01	X	X	X	X	X	X	_Panel	XSize te[1:0]		
Description	Set the p	e panel X size									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
09	40		_PanelXSize L_Byte[7:0]								
Description	Set the p	the panel X size									

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The register REG[08] and REG[09] is use to calculate the RAM address. If you want to use the TFT as Landscape mode (320x240), the REG[08] & RGE[09] must set to 320. If you want to use the TFT as Portrait mode (240x320), the REG[08] & RGE[09] must set to 240.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0A	00	X	X	X	X	X	memo	7:16] bit ory write address				
Description	Memory	write st	write start address									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0B	00		[15:8]	bits of	memo	ry write	start a	ddress				
Description	Memory	write st	art add	dress								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0C	00		[7:0] bits of memory write start address									
Description	Memory write start address											

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark			
0x10	0x0D	Bit_SWAP	OUT_TEST	BUS	_SEL	Blanking	P/S_SEL	CLK	_SEL				
Description	are for so	elect the T	O]" : The T FT panel o Mhz 02: 5	dot clo			40Mhz F	LL clo	ck. The	ese bits			
	These bi	"0x10_ps_sel[2]": The TFT controller support parallel and serial RGB interface. These bits are for select the output timing. 0: serial Panel 1: Parallel panel											
	_	lanking_t (blanking	mp[3]" ) 1: ON ( r	ormal	operati	on)							
		'0x10_bus_sel[5:4]" : It only for serial Panel 00=R , 01=G , 10=B											
	_	'0x10_out_test[6]" : Self test ): normal operation 1: for test (don't use for normal operation)											

0: normal operation 1: for test (don't use for normal operation)
When set the bit to "1", the Rout=(Reg 2a[6:0]) Gout=(Reg 2b[6:0]) Bout=(Reg

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

to any third p	oart withou	at the pric	or written c	onsent	<u>of AM</u>	PIRE CO	<u>)., LID</u>					
	2c[6:0])											
	"0x10_b	it swan[7	']" : 0-norn	nal								
			ig is suitat		4M320	240N1	Don't no	eed to	modify	it		
Register	1110 0010	adit oottii	ig io ouitar	7.0 101 7	111020	210111.	Donen		cany			
Address	Default	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
(Hex)	(Hex)	DD7	DB0	DDS	דעע	כשט	DDZ	DD1	DDO	Kemark		
0x11	00	X	X		EVEN			_ODD				
	" Even li	ine of ser	ial panel c	lata ou	t seque	ence or	data bu	s order	of par	allel		
	panel											
	000: RG											
		001: RBG										
	010: GR											
	011: GB											
	100: BR	_										
	101: BG											
Description	Otners:	reserved										
Description	Odd line	of sprial	panel dat	a out s	AGUAN	<b>^</b>						
	000: RG		parier dat	a out s	cqueri							
	001: RB											
	010: GR	_										
	011: GB											
	100: BR	G										
	101: BG	R										
	Others:	reserved										
	Must Se	t to 0x05	for AM32	0240N	1							

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x12	00					Hsy	nc_stH	_Byte[	3:0]	
Description	For TFT of Hsync state The defail	art posi	tion H-	Byte	for AM	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x13	00	Hsync_stL_Byte[7:0]								
Description	For TFT of Hsync state The defail	art posi	tion Ľ-l	Byte	for AM	132024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x14	00					Hsyı	nc_pwI	I_Byte	[3:0]	
Description	For TFT output timing adjust: Hsync pulse width H-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO. LTD.

to any third p	art without	the pri	or writ	ten con	sent of	<u>AMPIF</u>	RE CO.	, LTD		
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x15	10			Hsy	nc_pwI	_Byte	[7:0]			
Description	For TFT of Hsync pu	lse wid	اth L-B	yté	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x16	00					Ha	ct_stH_	Byte[3	3:0]	
Description	For TFT of DE pulse The defar	start p	osition	H-Byte		32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x17	38		Hact_stL_Byte[7:0]							
Description	For TFT of DE pulse The defail	start p	osition	L-Byte		32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x18	01					Hac	t_pwH	_Byte[	3:0]	
Description	For TFT of DE pulse The defail	width I	H-Byte	•	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x19	40				ct_pwL	Byte['	7:0]			
Description	For TFT of DE pulse The defail	width I	L-Byte	•	£ A B /	00004	0NI4 D	.,		116 11

_										
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x1A	01					Ht	totalH_	Byte[3:	[0:	
Description	Hsync tot	al cloc	put timing adjust: clocks H-Byte setting is suitable for AM320240N1. Don't need to modify it.							
Register Address (Hex)	Default (Hex)	DB7	B7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark							
0x1B	B8	HtotalL_Byte[7:0]								
Description	For TFT (	output 1	utput timing adjust:							

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Hsync total clocks H-Byte
The default setting is suitable for AM320240N1. Don't need to modify it.

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1C	00					Vsy	nc_stH	_Byte[	3:0]		
Description	For TFT of Vsync starting The defail	art posi	tion H-	Byte	for AIV					nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1D	00			Vsy	nc_stL	_Byte[	7:0]				
Description	For TFT of Vsync starting The defail	art posi	tion Ľ-E	adjust: 3yte		•		on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1E	00					Vsyı	nc_pwF	I_Byte	[3:0]		
Description	Vsync pu	lse wid	utput timing adjust: se width H-Byte Ilt setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x1F	08			Vsy	nc pwI	_Byte	7:01				
Description	For TFT of Vsync pu	lse wid	th L-By	adjust: ⁄te		•		on't ne	ed to n	nodify it.	
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x20	00					Va	ct_stH_	Byte[3	[0:		
Description	Vertical D	E puls	output timing adjust:  DE pulse start position H-Byte pulse start position H-Byte pulse start position H-Byte pulse suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
0x21	12			Va	ct_stL_	Byte[7	:0]				
Description	For TFT of Vertical Defails	E puls	e start	adjust: positio	n L-By	te	_	on't ne	ed to n	nodify it.	
Register Address	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO. LTD.

to any third p	third part without the prior written consent of AMPIRE CO., LTD									
(Hex)										
0x22	00					Vac	t_pwH	_Byte[:	3:0]	
Description	For TFT of Vertical A	ctive w	∕idth H	-Byte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x23	F0			Vac	t_pwL	_Byte[	7:0]			
Description	Vertical A	TFT output timing adjust: ical Active width H-Byte default setting is suitable for AM320240N1. Don't need to modify it.								
Register Address (Hex)	Default (Hex)	DB7	DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Remark							
0x24	01					Vt	otalH_	Byte[3	:0]	
Description	For TFT of Vertical to The defar	otaİ wic	ith H-B	yte	for AM	32024	0N1. D	on't ne	ed to n	nodify it.
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x25	09			Vı	totalL_	Byte[7:	0]			
Description	For TFT output timing adjust: Vertical total width L-Byte The default setting is suitable for AM320240N1. Don't need to modify it.									

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
26	00	X	address							
Description	Memory	read st	ad start address							
Register Address (Hex)	Default (Hex)	DB7	B7 DB6 DB5 DB4 DB3 DB2 DB1 DB0							Remark
27	00		[15:8]	bits of	memo	ry write	start a	ddress		
Description	Memory	read st	art add	Iress						
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
28	00		[7:0]	bits of	memor	y write	start ac	Idress		
Description	Memory	read st	art add	lress				•		

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
------------------------------	------------------	-----	-----	-----	-----	-----	-----	-----	-----	--------

25


Date: 2008/3/31 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

to all y till a p	are writing a	t the phot whiten consent of then the co., Elb		
29	00	[7:1] Reversed		
Description	[0] Load effect	I output timing related setting (H sync., V sync. ar	nd DE)	to take

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2A	00	X			TestPa	tternRo	ut[6:0]			
Description	When " R The Rout						1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2B	00	00 X TestPatternGout[6:0]								
Description	When " R The Gout	_	_	_	_		1;			
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
0x2C	00	X			TestPa	tternBo	ut[6:0]			
Description		When " REG[0x10]_out_test[6]" : Self test =1; The Bout data equal to TestPatternBout[6:0]								

If you set the "  $REG[0x10]_{out\_test[6]}$ ": Self test =1 , the TFT controller will skip the connect of the display RAM. The Output port will send the REG[2A], REG[2B], REG[2C] data.



Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark		
0x2D	00	edge[2] [1:0]										
Description	0: TFT F	3] Output pin X_DCON level control; TFT Power ON/OFF control ): TFT POWER circuit OFF 1: TFT POWER circuit ON										
	0: The R	Rising/falling edge[2]:  D: The RGB out put data are on the Rising edge of the DCLK.  1: The RGB out put data are on the Falling edge of the DCLK.										

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

4	part without the prior written consent of 7 tivil fixe co.; ETD
	_rotate [1:0]:
	00 : rotate 0 degree
	01 : rotate90 degree
	10 : rotate 270 degree
	11 : rotate 180 degree

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
30	00	X	X	X	X	X	_H byte H-Offset[3:0]			
Description	Set the H	Set the Horizontal offset								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
31	00		_L byte H-Offset[7:0]							
Description	Set the F	Set the Horizontal offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
32	00	X	X	X	X	X	_H byte V-Offset[3:0]			
Description	Set the V	Set the Vertical offset								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
33	00		_L byte V-Offset[7:0]							
Description	Set the V	Set the Vertical offset								

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
34	00		[7:4	e 0]						
Description	[3:0] MS	[3:0] MSB of image horizontal physical resolution in memory								
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark
35	40		_L byte H-def[7:0]							
Description	[7:0] LSB	[7:0] LSB of image horizontal physical resolution in memory								

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
36	01		[7:4] Reserved _H byte V-def[3:0]								
Description	[3:0] MS	[3:0] MSB of image vertical physical resolution in memory									
Register Address (Hex)	Default (Hex)	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Remark	
37	E0		_L byte V-def[7:0]								
Description	[7:0] LSB	] LSB of image vertical physical resolution in memory									

The total RAM size is 640x240x18bit. The user can arrange the Horizontal ram size by REG[34],REG[35] and the Vertical ram size by REG[36],REG[37].

EX: 320x480x18bit REG[34]=0x01 , REG[35]=0x40 , REG[36]=0x01 , REG[37]=0xE0 EX: 640x240x18bit. REG[34]=0x02 , REG[35]=0x80 , REG[36]=0x00 , REG[37]=0xF0

# **10** Application Note:

```
void main(void)
{
 Initial_AMP506();
 Full_386SCR(0xf800);
 Full_386SCR(0x07e0);
 Full_386SCR(0x001f);
}
void AMP506_80Mode_Command_SendAddress(BYTE Addr)
 SET_nRD;
                          ///RD=1
 CLR_RS;
                          // RS=0
 CLR_CS1;
                          // /CS=0
 CLR_nWRL;
                          ///WR=0
 DB16OUT(Addr);
                          // Data Bus OUT
 SET_nWRL;
                          ///WR=1
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
SET_RS;
                          // RS=1
 SET_CS1;
                          // CS=1
 }
void AMP506_80Mode_Command_SendData(BYTE Data)
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Data);
 SET_nWRL;
 SET_RS;
 SET_CS1;
 }
void AMP506_Command_Write(uint8 CMD_Address,uint8 CMD_Value)
{
 AMP506\_80 Mode\_Command\_Send Address (CMD\_Address);
 AMP506_80Mode_Command_SendData(CMD_Value);
}
void AMP506_80Mode_16Bit_Memory_SendData(uint16 Dat16bit)
{
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
 DB16OUT(Dat16bit>>8);
 SET_nWRL;
                                 // Low to High Latch Data to AMP506 Buffer
 SET_CS1;
 SET_nRD;
 SET_RS;
 CLR_CS1;
 CLR_nWRL;
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
DB16OUT(Dat16bit);
                                     // Low to High Latch Data to AMP506 Buffer
  SET_nWRL;
  SET_CS1;
}
void Initial_AMP506(void)
  AMP506_Command_Write(0x40,0x12);
                                          /*[7:6] Reserved
                                            [5] PLL control pins to select out frequency range
                                            0: 20MHz ~ 100MHz 1: 100MHz ~ 300MHz
                                            [4] Reserved [3] Reserved
                                            [2:1] Output Driving Capability
                                            00: 4mA 01: 8mA 10: 12mA 11: 16mA
                                            [0] Output slew rate
                                            0: Fast 1: Slow
AMP506_Command_Write(0x41,0x01);
                                           //Set PLL=40Mhz * (0x42) / (0x41)
AMP506_Command_Write(0x42,0x01);
                                          //0x41 [7:6] Reserved [5:0] PLL Programmable pre-divider,
                                            6bit(1~63)
                                           //0x42 [7:6] Reserved [5:0] PLL Programmable loop
                                            divider, 6bit(1~63)
AMP506_Command_Write(0x00,0x00);
                                        // MSB of horizontal start coordinate value
AMP506_Command_Write(0x01,0x00);
                                        // LSB of horizontal start coordinate value
AMP506_Command_Write(0x02,0x01);
                                        // MSB of horizontal end coordinate value
AMP506_Command_Write(0x03,0x3F);
                                        // LSB of horizontal end coordinate value
          AMP506_Command_Write(0x04,0x00);
                                                   // MSB of vertical start coordinate value
          AMP506_Command_Write(0x05,0x00);
                                                   // LSB of vertical start coordinate value
          AMP506_Command_Write(0x06,0x01);
                                                   // MSB of vertical end coordinate value
          AMP506 Command Write(0x07,0x3F);
                                                   // LSB of vertical end coordinate value
          AMP506_Command_Write(0x08,0x01); // MSB of input image horizontal resolution
          AMP506_Command_Write(0x09,0x40); // LSB of input image horizontal resolution
          AMP506_Command_Write(0x0a,0x00); //[17:16] bits of memory write start address
          AMP506_Command_Write(0x0b,0x00); //[15:8] bits of memory write start address
          AMP506_Command_Write(0x0c,0x00); //[7:0] bits of memory write start address
AMP506 Command Write(0x10,0x0D); /*[7] Output data bits swap
                                                                  0: Normal 1:Swap
```

[6] Output test mode enable 0: disable 1: enable

```
[5:4] Serial mode data out bus selection
                                   00: X_ODATA17 \sim X_ODATA12 active, others are set to zero
                                   01: X_ODATA11 ~ X_ODATA06 active, others are set to zero
                                   10: X_ODATA05 \sim X_ODATA00 active, others are set to zero
                                   11: reserved
                                   [3] Output data blanking
                                                          1: Normal display
                                   0: set output data to 0
                                 [2] Parallel or serial mode selection
                                   0: serial data out
                                                           1: parallel data output
                                 [1:0] Output clock selection
                                 00: system clock divided by 2
                                 01: system clock divided by 4
                                 10: system clock divided by 8
                                 11: reserved */
    AMP506_Command_Write(0x11,0x05);
 /*[7] Reserved
   [6:4] Even line of serial panel data out sequence or data bus order of parallel panel
   000: RGB
                001: RBG
                             010: GRB
                                          011: GBR 100: BRG 101: BGR
                                                                              Others: reserved
   [3] Reversed
   [2:0] Odd line of serial panel data out sequence
   000: RGB
                001: RBG
                           010: GRB
                                           011: GBR 100: BRG 101: BGR Others: reserved
  AMP506_Command_Write(0x12,0x00);
                                           // [3:0] MSB of output H sync. pulse start position
  AMP506_Command_Write(0x13,0x00);
                                           //[7:0] LSB of output H sync. pulse start position
  AMP506_Command_Write(0x14,0x00);
                                           // [3:0] MSB of output H sync. pulse width
   AMP506_Command_Write(0x15,0x10);
                                              //[7:0] LSB of output H sync. pulse width
   AMP506_Command_Write(0x16,0x00);
                                              //[3:0] MSB of output DE horizontal start position
   AMP506_Command_Write(0x17,0x38);
                                              //[7:0] LSB of output DE horizontal start position
AMP506_Command_Write(0x18,0x01); //[3:0] MSB of output DE horizontal active region in pixel
AMP506_Command_Write(0x19,0x40);
                                       //[7:0] LSB of output DE horizontal active region in pixel
AMP506_Command_Write(0x1a,0x01);
                                       //[7:4] Reserved [3:0] MSB of output H total in pixel
AMP506_Command_Write(0x1b,0xb8);
                                       //[7:0] LSB of output H total in pixel
AMP506_Command_Write(0x1c,0x00);
                                        //[3:0] MSB of output V sync. pulse start position
AMP506_Command_Write(0x1d,0x00);
                                        //[7:0] of output V sync. pulse start position
AMP506_Command_Write(0x1e,0x00);
                                         //[7:4] Reserved [3:0] MSB of output V sync. pulse width
```

}

{

Date: 2008/3/31

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
AMP506_Command_Write(0x1f,0x08);
                                              //[7:0] LSB of output V sync. pulse width
     AMP506_Command_Write(0x20,0x00);
                                              // [3:0] MSB of output DE vertical start position
                                              //[7:0] LSB of output DE vertical start position
     AMP506_Command_Write(0x21,0x12);
     AMP506_Command_Write(0x22,0x00);
                                              // [3:0] MSB of output DE vertical active region in line
     AMP506_Command_Write(0x23,0xf0);
                                              //[7:0] LSB of output DE vertical active region in line
     AMP506_Command_Write(0x24,0x01);
                                              //[7:4] Reversed [3:0] MSB of output V total in line
     AMP506_Command_Write(0x25,0x09);
                                              //[7:0] LSB of output V total in line
     AMP506_Command_Write(0x26,0x00);
                                              // [17:16] bits of memory read start address
     AMP506_Command_Write(0x27,0x00);
                                              //[7:0] [15:8] bits of memory read start address
     AMP506_Command_Write(0x28,0x00);
                                              //[7:0] [7:0] bits of memory read start address
    AMP506_Command_Write(0x29,0x01);
    //[7:1] Reversed [0] Load output timing related setting (H sync., V sync. and DE) to take effect
   AMP506_Command_Write(0x2d,0x08);
                                            /* [7:4] Reserved
                                              [3] Output pin X_DCON level control
                                              [2] Output clock inversion 0: Normal 1: Inverse
                                              [1:0] Image rotate
                                               00: 0° 01: 90° 10: 270° 11: 180°
   AMP506_Command_Write(0x30,0x00);
                                             //[7:4] Reserved [3:0] MSB of image horizontal shift value
   AMP506_Command_Write(0x31,0x00);
                                             //[7:0] LSB of image horizontal shift value
   AMP506_Command_Write(0x32,0x00);
                                             //[7:4] Reserved [3:0] MSB of image vertical shift value
   AMP506_Command_Write(0x33,0x00);
                                             //[7:0] LSB of image vertical shift value
   AMP506_Command_Write(0x34,0x01);
  // [3:0] MSB of image horizontal physical Resolution in memory
   AMP506_Command_Write(0x35,0x40);
   //[7:0] LSB of image horizontal physical resolution in memory
        AMP506_Command_Write(0x36,0x01);
//[7:4] Reserved [3:0] MSB of image vertical physical resolution in memory
        AMP506 Command Write(0x37,0xe0);
//[7:0] LSB of image vertical physical resolution in memory
void AMP506_WindowSet(uint16 S_X,uint16 S_Y,uint16 E_X,uint16 E_Y)
            AMP506_80Mode_Command_SendAddress(0x00);
            AMP506\_80Mode\_Command\_SendData((S\_X)>>8);
```

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

```
AMP506_80Mode_Command_SendData(S_X);
          AMP506_80Mode_Command_SendData((E_X-1)>>8);
          AMP506_80Mode_Command_SendData(E_X-1);
          AMP506_80Mode_Command_SendData(S_Y>>8);
          AMP506_80Mode_Command_SendData(S_Y);
          AMP506_80Mode_Command_SendData((E_Y-1)>>8);
          AMP506_80Mode_Command_SendData(E_Y-1);
}
void Full_386SCR(uint16 Dat16bit)
 int32 k,l;
 AMP506_WindowSet(0,0,Resolution_X,Resolution_Y);
 AMP506_80Mode_Command_SendAddress(0xc1); //_DisplayRAM_WriteEnable_
for(k=0;k<240*2;k++)
    for(l=0;l<320;l++)
     {
        AMP506_80Mode_16Bit_Memory_SendData(Dat16bit);
      }
   }
 AMP506_80Mode_Command_SendAddress(0x80); // DisplayRAM_WriteDisable _
}
```

The TFT LCD controller default value is for AM320240NS already. So we can start to write our data in a few steps:

Target: To write a 640x240 data to Display RAM and scroll the display data by change the Horizontal offset register.

10.1 Step 1: Make sure the interface Protocol.


10.2 Step 2: Define the Horizontal ram seize = 640 and Vertical ram size = 240 640x240x18bit. REG[34]=0x02, REG[35]=0x80, REG[36]=0x00, REG[37]=0xF0

10.3 Step 3: Define the Panel X Size = 320

REG[8]=0x01, REG[9]=0x40

10.4 Step4: Define the Write window. Start=(0,0) End=(619,239)

REG[0]=0x00, REG[1]=0x00, REG[2]=0x02, REG[3]=0x6B, // Start X, End X REG[4]=0x00, REG[5]=0x00, REG[6]=0x00, REG[7]=0xEF, // Star Y, End Y



## 10.5 Step5: Write the 640x240x18 bit data consecutively



10.6 Step6: The display will show the following image.



10.7 Step7: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 160, REG[30]=00 REG[31]=A0. You will see

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



10.8 Step8: Change the Horizontal offset to switch or scroll the display data. Set the Horizontal offset = 320, REG[30]=01 REG[31]=40. You will see



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# DISPLAYED COLOR AND INPUT DATA

	Color & Gray								D	ATA S	SIGNA	L							
	Scale	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	••	••	:	:	:	:	:	:	:	:	:	:	••	:		:	:	:
Neu	Red(31)	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	:	••	••	:	:	:	:	:	:	:	:	:	:	••	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(31)	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	:	••	••	:	:	:	:	:	:	:	:	:	:	••	:		:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:		:		:	:	:	:		:	:	:	:	:	:	:	:	:	:
Diue	Blue(31)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
	:	•	:		:	:	:	:		:	:	:	:	:	:	:	:	:	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

## 11 QUALITY AND RELIABILITY

#### 11.1 TEST CONDITIONS

Tests should be conducted under the following conditions:

Ambient temperature :  $25 \pm 5^{\circ}$ C Humidity :  $60 \pm 25\%$  RH.

#### 11.2 SAMPLING PLAN

Sampling method shall be in accordance with MIL-STD-105E, level II, normal single sampling plan.


## 11.3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

#### 11.4 APPEARANCE

Date: 2008/3/31

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under flourescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

# 11.5 INSPECTION QUALITY CRITERIA

No.	Item	Criterio	n for de	fects	Defect type
1	Non display	No non display is allowed			Major
2	Irregular operation	No irregular operation is	allowed		Major
3	Short	No short are allowed			Major
4	Open	Any segments or comm are rejectable.	rns that don't activate	Major	
5	Black/White spot (I)	Size D (mm) $D \le 0.15$ $0.15 < D \le 0.20$ $0.20 < D \le 0.30$ $0.30 < D$	Ac	ceptable number Ignore 3 2 0	Minor
6	Black/White line (I)	Length(mm)       0.03 < W <         10 < L	Acceptable number  5 3 2 1	Minor	
7	Black/White sport (II)	Size D (mm)  D ≤ 0.30  0.30 < D ≤ 0.50  0.50 < D ≤ 1.20  1.20 < D	Ac	ceptable number Ignore 5 3	Minor
8	Black/White line (II)	Length (mm)     Width (       20 < L	Minor		
9	Back Light	No Lighting is rejectab     Flickering and abnorm		g are rejectable	Major
10	Display pattern	$\frac{A+B}{2} \le 0.30$ 0 < C  Note: 1. Acceptable up to 3 2. NG if there're to tw	$\frac{\text{Jnit:mm}}{\frac{D+E}{2}} \le \frac{1}{2}$	2	Minor

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	Plamiah 9	•						
	Blemish & Foreign matters	Size D (m	nm)	Ac	ceptable number			
	1 oreign matters	D < 0.15		7.0	Ignore			
11	Size:	0.15 < D < 0.20			3	Minor		
	A+B	0.20 < D < 0.30			2			
	$D = \frac{A+B}{2}$	0.30 < D			0			
		<u> </u>			T			
	Scratch on	Width (mm)	Length		Acceptable number			
	Polarizer	W <u>&lt;</u> 0.03	Igno		Ignore			
40	1 Glarizor	0.03 <w<u>&lt;0.05</w<u>	L <u>&lt;</u> 2		Ignore	N.A		
12	, A	0.05 < \\/ < 0.09	L > 2 L > 1		1	Minor		
		0.05 <w<u>&lt;0.08</w<u>	L <u>&lt;</u> 1		Ignore			
		0.08 <w< td=""><td>Note</td><td></td><td>Note(1)</td><td></td></w<>	Note		Note(1)			
		Note(1) Regard a			140(C(1)			
		Size D (m		Ac	ceptable number			
13	Bubble in	D <u>&lt;</u> 0.20			Ignore	Minor		
10	polarizer	$0.20 < D \le 0.50$			3	WIIIIOI		
		$0.50 < D \le 0.80$			2			
		0.80 < D	0.80 < D 0					
	Ctains on							
14	Stains on LCD panel	Stains that can	inot be rei	moved e	ven when wiped lightly	Minor		
14	surface	g too are rejectable.	IVIII IOI					
	3411466							
15	Rust in Bezel	Rust which is v	Minor					
					•			
	Defect of							
16	land surface	Evident crevice	Minor					
	contact (poor							
	soldering)							
	Dowto	1. Failure to mo	ount parts			Major		
17	Parts	2. Parts not in t		cations a	are mounted	Major		
	mounting	3. Polarity, for 6	example, i	s reverse	ed	Major		
		1. LSI. IC lead	d width is	more t	han 50% beyond pad			
40	Parts	outline.			, and the second second person			
18	alignment	2. Chip compo	nent is off	f center :	and more than 50% of	Minor		
	J	the leads is						
		1. 0.45< φ	,N≧1			Major		
	Conductive	2. 0.30< φ<0.4	-			Minor		
19	foreign matter	• —	-	of solder	r ball (unit: mm)			
'	(Solder ball,	3. 0.50 <l< td=""><td>Minor</td></l<>	Minor					
	Solder chips)	L: Average						
					burnout, the pattern is			
				•	re for repair; 2 or more	Minor		
20	Faulty PCB	places are	• •	•	-			
	correction	-		•	d no resist coating has	Minor		
		been perfor	•	,	3 3			

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

				have brigh nber defect	it dot or Dark o ion:	dot.	
21	Defect Dot	Bright dot	Dark dot	Total dot	Distance between Dark dark		Minor
		2	3	4	L≧5 mm		

# 12 Reliability test items (Note2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta=80°C 240Hrs	
2	Low temperature storage	Ta=-30°C 240Hrs	
3	High temperature operation	Ta=70°C 240Hrs	
4	Low temperature operation	Ta=-20°C 240Hrs	
5	High temperature and high humidity	Ta=40°C,85% RH 240Hrs	Operation
6	Heat shock	-30°C~80°C/200 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	$\pm$ 200V,200Pf(0 $\Omega$ ),once for each terminal	Non-operation
8	Vibration	Frequency range :8~33.3Hz Stoke :1.3mm Sweep :2.9G,33.3~400Hz Cycle :15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms,±X, ±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (With carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz -6dB/octave from 200~500Hz	IEC 68~34
11	Drop (with carton)	Height:60cm 1 corner,3 edges,6 surfaces	JIS Z0202

## **13 USE PRECAUTIONS**

## 13.1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

## 13.2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx.  $1M\Omega$  and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

## 13.3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

## 13.4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.
- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

43

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

#### 13.5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one year warranty for all products and three months warrantee for all repairing products.

# 14 OUTLINE DIMENSION

## 14.1 OUTLINE DIMENSION

