

晶采光電科技股份有限公司 AMPIRE CO., LTD

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-240320LGTNQW-00H
APPROVED BY	
DATE	

☑ Approved For Specifications

□Approved For Specifications & Sample

AMPIRE CO., LTD.

4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei City 221, Taiwan (R.O.C.)

22181 新北市 汐止區 新台五路一段 116 號 4 樓(東方科學園區 A 棟) TEL:886-2-26967269, FAX:886-2-26967196 or 26967270

APPROVED BY	CHECKED BY	ORGANIZED BY

Date: 2012/2/1 AMPIRE CO., LTD.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2011/08/19	-	New Release	Rober
2011/09/29	11	Redefine PIN 7 SDI Function	Rober
		"Serial bus interface data input/output pin."	
	12	Redefine PIN 46 GND	
	11	SD O→GND	
2012/2/1	11	Correct Interface mode	Rober

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

1 Features

LCD 2.4 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

- (1) Construction: 2.4" a-Si color TFT-LCD, White LED Backlight and FPCB.
- (2) Main LCD: 2.1 Amorphous-TFT 2.4 inch display, transmissive, Normally white type, 12 o'clock.
 - 2.2 240(RGB)X320 dots Matrix,1/320 Duty.
 - 2.3 Narrow-contact ledge technique.
 - 2.4 Main LCD Driver IC: HX8347-D
 - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit (18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). Default: SPI

	JP0(IM	0)	JP1(IM1)		JP2(IM2)		JP3(IM3)		Remark
Interface mode	R1(H)	R2(L)	R3(H)	R4(L)	R5(H)	R6(L)	R7(H)	R8(L)	
80-16BIT Type I	NC	0R	NC	0R	NC	0R	NC	0R	
80-8BIT Type I	0R	NC	NC	0R	NC	0R	NC	0R	
80-16BIT Type II	NC	0R	0R	NC	NC	0R	NC	0R	
80-8BIT Type II	0R	NC	0R	NC	NC	0R	NC	0R	
3-wire SPI	NC	0R	NC	0R	0R	NC	NC	0R	Default
4-wire SPI	-	-	0R	NC	0R	NC	NC	0R	
80-18BIT Type I	NC	0R	NC	0R	NC	0R	0R	NC	
80-9BIT Type I	0R	NC	NC	0R	NC	0R	0R	NC	
80-18BIT Type II	NC	0R	0R	NC	NC	0R	0R	NC	
80-9BIT Type II	0R	NC	0R	NC	NC	0R	0R	NC	

(7) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

2 Mechanical specifications

Dimensions and weight

Item		Specifications	Unit
External shape dimensions		*1 43.6 (W) x 85.5 (H) x2.8(T)	mm
Main	Pixel size	0.153 (W) x 0.153 (H)	mm
LCD	Active area	36.72 (W) x 48.96 (H)	mm
	Number of Pixels	240(H)x320(V) pixels	mm
	Weight	T.B.D.	g

^{*1.} This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+4	V	Logic I/O power supply
Power voltage	VCI-GND	-0.3	+4	V	Driver power supply
Power voltage	LED A – LED K	-0.5	+15	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min20 °C	Note 1: Non-condensing

Note 1 : Ta≤+40 °C · · · · Max.85%RH

Ta>+40 $^{\circ}$ C · · · The max. humidity should not exceed the humidity with 40 $^{\circ}$ C 85%RH.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

4 Electrical specifications

4-1 Electrical characteristics of LCM

 $(V_{DD}=3.0V, Ta=25 \,{}^{\circ}C)$

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage(Power)	V_{DD}		2.3	2.8	3.3	V
IC power voltage(Logic)	V _{CI}		2.3	2.8	3.3	V
High-level input voltage	V _{IHC}		0.8		V_{DD}	V
Low-level input voltage	V _{ILC}		-0.3		0.2V _{DD}	V
Consumption current of VDD	I _{DD}	LED OFF	-	8	15	mA
Consumption current of LED	I _{LED_ON}	V _{LED} =12.8V	-	20	-	mA


 ^{1. 1/320} duty.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

4-2 LED back light specification

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Forward voltage	V_{f}	I _f =20mA	12.3	12.8	13.8	V
Reverse voltage	V _r		-	-	12	V
Forward current	I _f	4-chip serial	-	18	20	mA
Power Consumption	P_{BL}	I _f =20mA	-	256	276	mW
Uniformity (with L/G)	-	I _f =20mA	80%*1	-	-	
Bare LED Luminous intensity	V _f	13.2V 20mA	3700	-	-	cd/m ²
Luminous color	White					
Chip connection	4 chip serial connection					

Bare LED measure position:



*1 Uniformity (LT):
$$\frac{Min(P1 \sim P9)}{Max(P1 \sim P9)} \times 100 \ge 80\%$$

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

5 Main LCD

Date: 2012/2/1


5-1 Optical characteristics


 $(1/320 \text{ Duty in case except as specified elsewhere Ta = }25^{\circ}\text{C})$

Item	Symbol	Temp.	Min.	Std.	Max.	Unit	Conditions
Response	Tr	25 °C		15	25	ms	θ=0 ° ,φ=0 °
time	Tf	25 °C	-	20	30	1113	(Note 2)
Contrast ratio	CR	25 °C	-	200	-	-	θ =0°, φ =0° LED:ON, LIGHT:OFF (Note 4)
Transmittance	Т	25 °C	-	4.7	-	%	
Visual angle range front and rear	θ	25 °C	,	(θf) 35(20) (θb) 65(45)			φ= 0°, CR≧10 LED:ON LIGHT:OFF (Note 3)
Visual angle range left and right	θ	25 °C	(OI) 70(45) (Or) 70(45)		De- gree	φ=90°, CR≧10 LED:ON LIGHT:OFF (Note 3)	
Visual angle direction priority			12:00				(Note 5)
Brightness			170	220		Cd/ m2	I _F =20mA, Full White pattern


5-2 CIE (x, y) chromaticity (1/320 Duty Ta = 25° C)

Item	Symbol	Т	ransmissiv	Conditions	
itom	Cymbol	Min.	Тур.	Max.	Conditions
Red	Χ	0.55	0.60	0.65	$\theta=0^{\circ}$, $\phi=0^{\circ}$
Neu	Υ	0.28	0.33	0.38	, ·
Green	Х	0.30	0.35	0.40	$\theta=0^{\circ}$, $\phi=0^{\circ}$
Green	Υ	0.53	0.58	0.63	·
Blue	Х	0.06	0.11	0.16	θ=0°, φ=0°
blue	Υ	0.03	0.08	0.13	, i
White	Х	0.24	0.29	0.34	θ=0°, φ=0°
vviille	Υ	0.29	0.34	0.39	, ,







NOTE 2: Response tome definition




NOTE 3: $\phi \cdot \theta$ definition



NOTE 4: Contrast definition



NOTE 5: Visual angle direction priority



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

6 Block Diagram


Date: 2012/2/1

Block diagram (Main LCD)

Display format: A-Si TFT transmissive, Normally white type, 12 o'clock.

Display composition: 240 x RGB x 320 dots

LCD Driver: HX8347-D



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7 Interface specifications

Pin No.	Terminal	Functions					
1	ENABLE	A data ENABLE signa	I in RGB I/F m	ode.			
2	DOTCLK	Dot clock signal in RG	B I/F mode.				
3	HSYNC	Frame synchronizing s	signal in RGB	I/F mode.			
4	VSYNC	Frame synchronizing s	signal in RGB	I/F mode.			
5	/CS	Chip select signal.					
6	WR/SCL	Write enable signal/Se	erial bus interfa	ace clock input pin.			
7	SDI	Serial bus interface da	ata input/outpu	t pin.			
8	RS	Command/display Dat	a Selection.				
9	NC	NC					
10	/RD	Read enable signal.					
11	/RESET	Reset pin. Setting either pin low initializes the LSI. Must be reset the chop after power being supplied.					
12	PD0						
13	PD1						
14	PD2						
15	PD3						
16	PD4						
17	PD5	Mode Mode	IM[3:0]	PD Pin in use			
18	PD6	MCU 18-bit Type I MCU 16-bit Type I	1000 0000	PD [17:0] PD [15:10]			
19	PD7	MCU 9-bit Type I	1001	PD [8:0]			
20	PD8	MCU 8-bit Type I	0001	PD [7:0]			
21	PD9	MCU 18-bit Type II MCU 16-bit Type II	1010 0010	PD [17:0] PD [17:10], DB[8:1]			
22	PD10	MCU 9-bit Type II	1011	PD [17:10], DB[6:1]			
23	PD11	MCU 8-bit Type II	0011	PD [17:10]			
24	PD12			SDI, SDO, SCL			
25	PD13	Serial Mode/Digital RGB Interface Mode	0100	R[5:0]=PD[17:12] G[5:0]=PD[11:6]			
26	PD14	TIPE INTO THOU		B[5:0]=PD[5:0]			
27	PD15						
28	PD16						
29	PD17						

(To be continued)

Preliminary
The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

30	VDD	Power supply for the internal logic circuit. (VDD=1.65~3.3V)
31	VCI	, , ,
32	VCI	Power supply for Step-up circuit. (VCI=2.3~3.3V)
33	NC	
34	NC	
35	NC	
36	NC	NC
37	NC	
38	NC	
39	NC	
40	GND	GND-terminal
41	NC	
42	NC	NC
43	NC	INC
44	NC	
45	GND	GND-terminal
46	GND	GND-terminal
47	NC	
48	NC	NC NC
49	NC	
50	GND	GND-terminal
51	GND	GIVD-terminal


Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


7-1 Parallel bus system interface

The input / output data from data pins (DB17-0) and signal operation of the I80 series parallel bus interface are listed as below.

Operations	WR/SCL	/RD	RS
Writes Indexes into IR	0	1	0
Reads internal status	1	0	0
Writes command into register or data into GRAM	0	1	1
Reads command from register or data from GRAM	1	0	1



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



/WR

/RD

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-2 MCU data color coding

MCU Data Color Coding for RAM data Write

- Parallel 8-Bit Bus Interface typel (IM3,IM2,IM1,IM0="0001")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	Х	X	Х	X	X	X	×	X	X	X	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
	Х	Х	Х	X	Х	Х	X	Х	Х	X	R3	R2	R1	RO	G3	G2	G1	G0	4K-Color
03h	×	Х	Х	Х	Х	Х	X	Х	X	Х	B3	B2	B1	B0	R3	R2	R1	R0	(2-pixels/ 3-bytes
	X	Х	Х	X	Х	X	X	Х	X	X	G3	G2	G1	G0	B3	B2	B1	B0	(2-pixels/ 0-bytes
05h	Х	Х	Х	X	Х	Х	X	Х	X	X	R4	R3	R2	R1	R0	G5	G4	G3	65K-Color
0311	X	Х	Х	Х	Х	X	Х	Х	X	Х	G2	G1	G0	B4	В3	B2	B1	В0	(1-pixel/ 2-bytes)
2000	X	Х	Х	X	Х	Х	Х	X	Х	Х	R5	R4	R3	R2	R1	RO	Х	Х	OCOV Color
06h	×	X	Х	X	X	X	X	X	Х	X	G5	G4	G3	G2	G1	G0	х	х	262K-Color (1-pixel/ 3bytes)
	×	Х	Х	X	Х	Х	Х	X	Х	X	B5	B4	В3	B2	B1	BO	х	х	(1-pixe# obytes)

Table 5.3 8-bit parallel interface type I GRAM write table

- Parallel 16-Bit Bus Interface typel (IM3,IM2,IM1,IM0="0000")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	X	Х	Х	Х	X	Х	X	X	X	X	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
03h							R3	R2	R1	R0	G3	G2	G1	G0	В3	B2	B1	BO	4K-Color
05h	X	Х	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	65K-Color
	X	Х	R5	R4	R3	R2	R1	R0	х	х	G5	G4	G3	G2	G1	G0	Х	х	262K-Color
06h	×	Х	B5	B4	B3	B2	B1	B0	х	x	R5	R4	R3	R2	R1	R0	х	х	(2-pixels/ 3bytes)
	X	Х	G5	G4	G3	G2	G1	G0	X	х	B5	B4	B3	B2	B1	B0	х	x	(2-pixelo/ obytes)
07h	X	X	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	262K-Color (16+2)
0711	X	X	Х	Х	Х	Х	х	Х	Х	Х	Х	Х	Х	Х	Х	Х	B1	B0	2021(-00101 (1012)

Table 5.4 16-bit parallel interface type I GRAM write table

- Parallel 9-Bit Bus Interface typel (IM3,IM2,IM1,IM0="1001")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Command	Х	X	Х	X	Х	X	X	Х	Х	X	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
06h	X	X	X	X	X	Х	Х	X	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Color
0611	X	X	Х	X	X	Х	Х	Х	х	G2	G1	G0	B5	B4	В3	B2	B1	BO	(1-pixels/ 2bytes)

Table 5.5 9-bit parallel interface type I GRAM write table

- Parallel 18-Bit Bus Interface typel (IM3,IM2,IM1,IM0="1000")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Command	Х	Х	Х	X	Х	Х	Х	Х	Х	X	0	0	1	0	0	0	1	0	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
06h	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	BO	262K-Color

Table 5.6 18-bit parallel interface type I GRAM write table

- Parallel 8-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="0011")

	ici o	_	_	_	_		$\overline{}$,,,,,	,.	_		_							321010000000000000000000000000000000000
Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	0	0	1	0	0	0	1	0	X	X	Х	Х	Х	Х	X	Х	X	Х	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
	R3	R2	R1	RO	G3	G2	G1	G0	X	×	х	X	X	Х	X	Х	X	X	AK Color
03h	В3	B2	B1	B0	R3	R2	R1	R0	X	X	X	Х	X	X	X	X	Х	X	4K-Color (2-pixels/ 3-bytes)
	G3	G2	G1	G0	В3	B2	B1	B0	×	X	x	×	X	X	X	X	Х	X	(2 pixelor o bytes)
05h	R4	R3	R2	R1	R0	G5	G4	G3	Х	Х	X	Х	Х	Х	X	Х	Х	Х	65K-Color
0311	G2	G1	G0	B4	В3	B2	B1	BO	X	X	х	х	X	X	X	Х	Х	X	(1-pixel/ 2-bytes)
	R5	R4	R3	R2	R1	RO	Х	Х	X	Х	Х	Х	X	Х	Х	Х	Х	Х	2021/ 0-1
06h	G5	G4	G3	G2	G1	G0	х	×	X	X	х	x	X	X	X	Х	Х	X	262K-Color (1-pixel/ 3bytes)
	B5	B4	B3	B2	B1	BO	х	х	X	Х	X	X	Х	X	Х	X	Х	X	(i pincii obytos)

Table 5.7 8-bit parallel interface type II GRAM write table

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

- Parallel 16-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="0010")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command									X	0	0	1	0	0	0	1	0	X	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
03h	X	X	X	х	R3	R2	R1	RO	х	G3	G2	G1	G0	В3	B2	B1	В0	х	4K-Color
05h	R4	R3	R2	R1	RO	G5	G4	G3	Х	G2	G1	G0	B4	B3	B2	B1	В0	Х	65K-Color
	R5	R4	R3	R2	R1	RO	Х	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	Х	2021/ 0-1
06h	B5	B4	B3	B2	B1	B0	х	x	х	R5	R4	R3	R2	R1	RO	х	х	x	262K-Color (2-pixels/ 3bytes)
	G5	G4	G3	G2	G1	G0	х	X	х	B5	B4	B3	B2	B1	BO	х	х	х	(2-pixels/ obytes)
07h	R5	R4	R3	R2	R1	R0	G5	G4	Х	G3	G2	G1	G0	B5	B4	В3	B2	х	262K-Color (16+2
0711	B1	BO	х	х	х	x	х	Х	х	х	х	х	Х			X.) x	х	202N-C0101 (10+2

Table 5.8 16-bit parallel interface type II GRAM write set table

- Parallel 9-Bit Bus Interface typell (IM3,IM2,IM1,IM0="1011")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	0	0	1	0	0	0	1	0	х	Х	Х	Х	х	х	Х	X	х	Х	22H
17H	D8	D7	D6	D5	D4	D3	D2	D1	D0	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
06h	R5	R4	R3	R2	R1	R0	G5	G4	G3	Х	х	Х	Х	Х	Х	Х	Х	Х	262K-Color
0011	G2	G1	G0	B5	B4	B3	B2	B1	B0	х	x	х	X	x	х	х	х	х	(1-pixel/ 2bytes)

Table 5.9 9-bit parallel interface set type II GRAM write table

- Parallel 18-Bit Bus Interface typeII (IM3,IM2,IM1,IM0="1010")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Register
Command	Х	х	х	х	х	х	х	х	х	0	0	1	0	0	0	1	0	х	22H
17H	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
06h	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color

Table 5.10 18-bit parallel interface type II GRAM write set table

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-3 80-system 18-bit interface

The I80-system 18-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins "IM3, IM2, IM1, IM0" pins to "1000". And the I80-system 18-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, and IM0"pins to "1010". Figure 5.3 is the example of interface with I80 microcomputer system interface.




Figure 5.3 Example of I80- system 18-bit parallel bus interface




Figure 5.4 Input data bus and GRAM data mapping in 18-bit bus system interface with 18-bit-data Input ("IM3, IM2, IM1, IM"="1010" or "1000")

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-4 80-system 16-bit interface

The I80-system 16-bit parallel bus interface type I in command-parameter interface mode can be used by setting external pins "IM3, IM2, IM1, IM0" pins to "0000". And I80-system 16-bit parallel bus interface type II in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "0010". Figure 5.5 is the example of type I interface with I80 microcomputer system interface. And Figure 5.6 is the example of type II interface with I80 microcomputer system interface.




Figure 5.5 Example of I80 system 16-bit parallel bus interface type I





Figure 5.6 Example of I80 system 16-bit parallel bus interface type II

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

65,536 Colors are avaliable

Figure 5.7 Input data bus and GRAM data mapping in 16-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0000")



65,536 Colors are avaliable

Figure 5.8 Input data bus and GRAM data mapping in 16-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0000")




Figure 5.9 Input data bus and GRAM data mapping in 16-bit bus system interface with 18 bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0000")






Figure 5.10 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(16+2) bit-data input (R17H=07h and "IM3, IM2, IM1, IM0"="0000")

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



65,536 Colors are avaliable

Figure 5.11 Input data bus and GRAM data mapping in 16-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0010")



65,536 Colors are avaliable

Figure 5.12 Input data bus and GRAM data mapping in 16-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0010")





Figure 5.13 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(12+6) bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0010")



262,144 Colors are avaliable

Figure 5.14 Input data bus and GRAM data mapping in 16-bit bus system interface with 18(16+2) bit-data input (R17H=07h and "IM3, IM2, IM1, IM0"="0010")

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-5 9-bit parallel bus system interface

The I80-system 9-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins ""IM3, IM2, IM1, IM0" pins to "1001". And I80-system 9-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "1011". Figure 5.15 is the example of type I interface with I80 microcomputer system interface. And Figure 5.16 is the example of type II interface with I80 microcomputer system interface.




Figure 5.15 Example of I80 system 9-bit parallel bus interface type I




Figure 5.16 Example of I80 system 9-bit parallel bus interface type II




Figure 5.17 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="1001")




Figure 5.18 Input data bus and GRAM data mapping in 9-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="1011")

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-6 8-bit Parallel Bus System Interface

The I80-system 8-bit parallel bus interface **type I** in command-parameter interface mode can be used by setting external pins ""IM3, IM2, IM1, IM0" pins to "0001". And I80-system 8-bit parallel bus interface **type II** in command-parameter interface mode can be used by setting ""IM3, IM2, IM1, IM0" pins to "0011". Figure 5.19 is the example of type I interface with I80 microcomputer system interface. And Figure 5.20 is the example of type II interface with I80 microcomputer system interface.




Figure 5.20 Example of I80 system 8-bit parallel bus interface type II




Figure 5.21 Input data bus and GRAM data mapping in 8-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0001")



Figure 5.22 Input data bus and GRAM data mapping in 8-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0001")





Figure 5.23 Input data bus and GRAM data mapping in 8-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0001")

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

DATA SHEET Preliminary V01



4,096 Colors are available

Figure 5.24 Input data bus and GRAM data mapping in 8-bit bus system interface with 12-bit-data input (R17H=03h and "IM3, IM2, IM1, IM0"="0011")




Figure 5.25 Input data bus and GRAM data mapping in 8-bit bus system interface with 16-bit-data input (R17H=05h and "IM3, IM2, IM1, IM0"="0011")




Figure 5.26 Input data bus and GRAM data mapping in 8-bit bus system interface with 18-bit-data input (R17H=06h and "IM3, IM2, IM1, IM0"="0011")

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-7 MCU Data Color Coding for RAM data Read

- Parallel 8-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0001")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
Command	X	X	X	X	X	X	X	X	Х	X	0	0	1	0	0	0	1	0	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Dood	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	X	Х	Х	Х	X	X	Х	Dummy Read
Read Data Format	Х	X	X	Х	X	Х	Х	X	Х	X	R5	R4	R3	R2	R1	RO	Х	х	0001/ 0-1
Data i oimat	X	×	X	X	×	Х	X	X	Х	×	G5	G4	G3	G2	G1	G0	х	х	262K-Color (1-pixel/ 3bytes)
	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	B5	B4	B3	B2	B1	B0	х	х	(1-pixel/obytes)

Table 5.11 8-bit parallel interface type I GRAM read table

- Parallel 16-Bit Bus Interface type I (IM3,IM2,IM1,IM0="0000")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Command
Command	X	X	X	X	X	X	X	X	X	X	0	0	1	0	0	0	1	0	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Deed	Х	Х	Х	х	х	Х	х	Х	Х	X	X	Х	X	Х	X	X	X	Х	Dummy Read
Read Data Format	Х	X	R5	R4	R3	R2	R1	R0	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	0001/ 0-1
Data i Oilliat	Х	×	B5	B4	B3	B2	B1	B0	х	x	R5	R4	R3	R2	R1	R0	х	х	262K-Color (2-pixels/ 3bytes)
	Х	X	G5	G4	G3	G2	G1	G0	х	x	B5	B4	В3	B2	B1	B0	х	х	(2-pixels/ obytes)

Table 5.12 16-bit parallel interface type I GRAM read table

- Parallel 9-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1001")

		315				2.5	7 1 1 1 1 1 1 1 1			- 1	400	1			No.	_			
Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	X	X	X	X	X	X	X	X	X	Х	0	0	1	0	0	0	1	0	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read	Х	х	х	х	Х	х	х	х	X	X	X	X	Х	X	X	Х	X	X	Dummy Read
Data Format	Х	Х	Х	X	X	X	X	X	Х	R5	R4	R3	R2	R1	R0	G5	G4	G3	262K-Color
	X	Х	X	Х	Х	X	X	Х	х	G2	G1	G0	B5	B4	В3	B2	B1	B0	(1-pixel/ 2bytes)

Table 5.13 9-bit parallel interface type I GRAM read table

- Parallel 18-Bit Bus Interface type I (IM3,IM2,IM1,IM0="1000")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	Х	Х	Х	Х	Х	Х	х	Х	Х	х	0	0	1	0	0	0	1	0	22H
Dood	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read Data Format	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Dummy Read
Data / Offilat	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0	262K-Color

Table 5.14 18-bit parallel interface type I GRAM read table

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

- Parallel 8-Bit Bus Interface type II (IM3,IM2,IM1,IM0="0011")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	0	0	1	0	0	0	1	0	Х	X	х	Х	X	X	X	X	Х	X	22H
	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
Deed	х	Х	х	х	х	х	х	Х	Х	Х	Х	X	Х	Х	X	Х	Х	X	Dummy Read
Read Data Format	R5	R4	R3	R2	R1	R0	Х	Х											0001/ 0-1
Data Format	G5	G4	G3	G2	G1	G0	х	x	Х	X	х	х	X	X	X	X	Х	X	262K-Color (1-pixel/ 3bytes)
	B5	B4	В3	B2	B1	B0	х	x	Х	X	Х	Х	Х	Х	Х	Х	Х	X	(1-pixel/ obytes)

Table 5.15 8-bit parallel interface type II GRAM read table

- Parallel 16-Bit Bus Interface type II (IM3,IM2,IM1,IM0="0010")

Register	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Command
Command	Х	Х	Х	Х	х	Х	X	Х	Х	0	0	1	0	0	0	1	0	Х	22H
Read Data Format	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Color
		х	х	х	х	х	х	Х	Х		х	Х	х	х	х	х	Х	Х	Dummy Read
	R5	R4	R3	R2	R1	R0	х	х	Х	G5	G4	G3	G2	G1	G0	х	х	X	0001/ 0-1
	B5	B4	В3	B2	B1	B0	х	х	X	R5	R4	R3	R2	R1	RO	х	x	X	262K-Color (2-pixels/ 3bytes)
	G5	G4	G3	G2	G1	G0	х	х	X	B5	В4	В3	B2	B1	BO	х	x	X	(2-pixels/ Suyles)

Table 5.16 16-bit parallel interface type II GRAM read table

- Parallel 9-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1011")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	0	0	1	0	0	0	1	0	X	×	X	X	X	X	X	X	X	X	22H
	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Color
Read	Х	х	х	Х	Х	Х	Х	х	X	X	X	X	X	X	Х	X	X	X	Dummy Read
Data Format	R5	R4	R3	R2	R1	R0	G5	G4	G3	X	Х	X	X	X	X	X	X	Х	262K-Color
	G2	G1	G0	B5	B4	B3	B2	B1	B0	X	Х	Х	Х	Х	Х	Х	Х	Х	(1-pixel/ 2bytes)

Table 5.17 9-bit parallel interface type II GRAM read table

- Parallel 18-Bit Bus Interface type II (IM3,IM2,IM1,IM0="1010")

Register	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Register
Command	х	X	Х	Х	Х	Х	X	Х	х	0	0	1	0	0	0	1	0	X	22H
Dood	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Color
Read Data Format	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Dummy Read
Data i Oilliat	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	BO	262K-Color

Table 5.18 18-bit parallel interface type II GRAM read table

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-8 Serial bus system interface

The HX8347-D supports two kinds of serial bus interface in register-content mode by setting external pins "IM2, IM1" pins to "10" 3-wire serial interface and "IM2, IM1" pins to "11" 4-wire serial interface. The serial bus system interface mode is enabled through the chip select line (/CS), and it is accessed via a control consisting of the serial input data (SDA), and the serial transfer clock signal (WR/SCL).

7-8-1 3-wire serial interface

Date: 2012/2/1


As the chip select signal (NCS) goes low, the start byte needs to be transferred first. The start byte is made up of 6-bit bus device identification code; register select (RS) bit and read/write operation (RW) bit. The five upper bits of 6-bit bus device identification code must be set to "01110", and the least significant bit of the identification code must be set as the external pin IMO input as "ID".

The seventh bit (RS) of the start byte determines internal index register or register, GRAM accessing. RS must be set to "0" when writing data to the index register or reading the status and it must be set to "1" when writing or reading a command or GRAM data. The read or write operation is selected by the eighth bit (RW) of the start byte. The data is written to the chip when R/W = 0, and read from chip when RW = 1.

RS	R/W	Function
0	0	Set index register
1	0	Writes Instruction or GRAM data
1	1	Reads command (Not support GRAM read)

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD



Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD





Figure 5.28 Data write timing in 3-wire serial bus system interface

Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-8-2 4-wire serial interface

4-pin serial case, data packet contains just transmission byte and control bit DNC is transferred by DNC pin. If DNC is low, the transmission byte is command byte. If DNC is high, the transmission byte is stored to index register or GRAM. The MSB is transmitted first. The serial interface is initialized when NCS is high. In this state, NWR_SCL clock pulse or SDA data have no effect. A falling edge on NCS enables the serial interface and indicates the start of data transmission.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-9 RGB Interface

Date: 2012/2/1

The HX8347-D uses **RCM** [1:0] ='10' or '11' hardware setting to select **RGB** interface. After Power on Sequence, the RGB interface is activated. When RCM [1:0] ='10' use VSYNC, HSYNC, DE, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 1). When RCM [1:0] ='11' use VSYNC, HSYNC, DOTCLK, DB17-0 parallel lines for the RGB interface (RGB mode 2).


Pixel clock (DOTCLK) must be running all the time without stopping and it is used to entering VSYNC, HSYNC, DE and DB17-0 lines states when there is a rising edge of the DOTCLK.

In RGB interface mode 1, the valid display data is inputted in pixel unit via DB17-0 according to the high-level('H') of DE signal, and display operations are executed in synchronization with the frame synchronizing signal (VSYNC), line synchronizing signal (HSYNC) and pixel clock (DOTCLK). In RGB interface mode 2, the valid display data is inputted in pixel unit via DB17-0 according to the HBP setting of HSYNC signal, and the VBP setting of VSYNC. In these two RGB interface modes, the input display data is not written to GRAM and is displayed directly.


Vertical synchronization (VSYNC) signal is used to tell when there a new frame of the display is received, and this is negative ('-', '0', low) active. Horizontal synchronization signal (HSYNC) is used to tell when a new line of the frame is received, and this is negative ('-', '0', low) active. Data enable (DE) is used to tell when RGB information is received that should be transferred on the display, and this is positive ('+', '1', high) active. DB17-0 are used to tell what the information of the image is, that is transferred on the display when DE='H'.

Date: 2012/2/1

The pixel clock cycle is described in the following figure.




General timing diagram in RGB interface is as follow.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

The image information is correct on the display when the timings are in range on the interface. However, the image information will be incorrect on the display, when timings are out of the range on the RGB interface and the correct image information will be displayed automatically (by the display module) on the next frame (vertical sync.), when there is returned from out of the range to in range RGB interface timings.



All 3 kinds of bus width can be available during RGB interface mode (selected by COLMOD (17H) command for 6-bit, 16-bit and 18-bit data width)

17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bus width
50h	R4	R3	R2	R1	R0	Х	G5	G4	G3	G2	G1	G0	B4	B3	B2	B1	BO	Х	16-bit data
60h	R5	R4	R3	R2	R1	RO	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0	18-bit data
17H	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	Bus width
	Х	X	X	Х	Х	Х	X	X	X	X	R5	R4	R3	R2	R1	R0	Х	Х	200 MARCH TO THE RE
E0h	Х	X	X	X	X	Х	X	X	Х	Х	G5	G4	G3	G2	G1	G0	Х	Х	6-bit data
	Х	Х	X	X	Х	X	X	X	Х	X	B5	B4	B3	B2	B1	B0	Х	Х	

Note: (1) When 17H="E0h", 6-bit data width of 3-time transfer is used to transmit 1 pixel data with the 18-bit color depth information.

(2) Only 17H= "50h", "60h", "E0h" are valid on RGB I/F, others are invalid.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

RGB interface mode

Date: 2012/2/1

RGB I/F Mode	DOTCLK	DE	vs	нѕ	Vic	leo Data bus DB [B:0]	Register for Blanking Porch setting
RGB Mode 1	Used	Used	Used	Used		Used	Not Used
RGB Mode 2	Used	Not Used	Used	Used	Z	Used	Used

There are 2 kinds of RGB mode which is selected by RCM1 & RCM0 hardware pins.

In RGB Mode 1 (RCM1, RCM0 = "10"), writing data to display is done by DOTCLK and Video Data Bus (DB [17:0]), when DE is high state. The external synchronization signals (DOTCLK, VS and HS) are used for internal display signals. So, controller (host) must always transfer DOTCLK, VS, HS and DE signals to driver.

In RGB Mode 2 (RCM1, RCM0 = "11"), blanking porch setting of VS and HS signals are defined by R33h and R34h command. DE pin is not used.

7-10 Color order on RGB interface

The meaning of the pixel information, when 3 components/pixel (Red, Green and Blue) on RGB interface are used, is describing on the following table:


Pixel Color	R Component	G Component	B Component
Black	All bits are 0	All bits are 0	All bits are 0
Blue	All bits are 0	All bits are 0	All bits are 1
Green	All bits are 0	All bits are 1	All bits are 0
Cyan	All bits are 0	All bits are 1	All bits are 1
Red	All bits are 1	All bits are 0	All bits are 0
Magenta	All bits are 1	All bits are 0	All bits are 1
Yellow	All bits are 1	All bits are 1	All bits are 0
White	All bits are 1	All bits are 1	All bits are 1

Note: There are only defined main colors on this table - Not all gray levels of colors.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-11 RGB data color coding

18-bits/pixel Colors Order on 6-bit Data width RGB Interface (RGB 6-6-6-bit input). There is 1 pixel (3 sub-pixels) per 3 bytes, 262K-colors, 17H="E0h"




Note: (1) The data order is as follows, MSB=D7, LSB=D0 and picture data is MSB=Bit7, LSB=Bit0 for Red, Green and Blue data. (3-trandfer data one pixel)

(2) '-' Don't care, but need to set IOVCC or VSSD level.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

16-bits/pixel Colors Order on the 16-bits Data width RGB Interface (RGB 5-6-5-bits input). There is 1 pixel (3 sub-pixels) per byte, 65K-colors, 17H="50h"




Note: (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Green data and MSB=Bit4, LSB=Bit0 for Red and Blue data.

(2) '-' Don't care, but need to set IOVCC or VSSD level.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

18-bits/pixel Colors Order on the 18-bit Data width RGB Interface (RGB 6-6-6-bit input). There is 1 pixel (3 sub-pixels) per byte, 262K-colors, 17H="60h"



Note: (1) The data order is as follows, MSB=D17, LSB=D0 and picture data is MSB=Bit5, LSB=Bit0 for Red, Green and Blue data.

(2) '-' Don't care, but need to set IOVCC or VSSD level.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

7-12 Instruction List

Date: 2012/2/1

LCD Driver/Controller IC:HX8347-D


(Hex)	Operation	W/R	Upper				Low	er Code				Commen
(HCX)	Code	•••	D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	
00	Himax ID	R		0	1	0	0	0	1	1	1	-
01	Display Mode control	W/R	-	DP_S TB(0)	DP_STB _S(0)	-	-	SCROL (0)	IDMON (0)	INVON (0)	PTLON (0)	-
02	Column address start 2	W/R	-			;	SC[15:8] (8'b0000_0	000)			-
03	Column address start 1	W/R	-		SC[7:0] (8'b0000_0000)							-
04	Column address end 2	W/R	-		EC[15:8] (8'b0000_0000)						-	
05	Column address end 1	W/R			EC[7:0] (8'b1110_1111)						-	
06	Row address start 2	W/R	-				SP[15:8] (8'b0000_0	000)			ų.
07	Row address start 1	W/R				,	SP[7:0] (8'	b0000_000	000)			-
08	Row address end 2	W/R	-			J	EP[15:8] (8'b0000_0	001)			-
09	Row address end 1	W/R	-				EP[7:0] (8	3'b0011_11	11)			-
0A	Partial area start row 2	W/R				F	PSL[15:8] ((8'b0000_0	000)			
0B	Partial area start row 1	W/R	-					3'b0000_00				
0C	Partial area end	W/R	-			5.0		(8'b0000_0	15			-
0D	row 2 Partial area end	W/R	14.1		PEL[7:0] (8'b0011_1111)						2	
0E	row 1 Vertical Scroll	W/R			TFA[15:8] (8'b0000_0000)							
0F	Top fixed area 2 Vertical Scroll	W/R	-		TFA[7:0] (8'b0000_0000)							
10	Top fixed area 1 Vertical Scroll	W/R	-		VSA[15:8] (8'b0000_0001)							
11	height area 2 Vertical Scroll	W/R	-		VSA[7:0] (8'b0100_0000)							
12	height area 1 Vertical Scroll	W/R	-			~0	52. 333	(8'b0000_0	50			
889	Button area 2 Vertical Scroll								Table 1			-
13	Button area 1 Vertical Scroll	W/R	67					8'b0000_0	W.			-
14	Start address 2 Vertical Scroll	W/R	1,0			200		(8'b0000_0				-
15	Start address 1 Memory Access	W/R	72		i .		/SP [7:0] (8'b0000_0	000)		Ţ.	-
16	control	W/R	×- ,	MY(0)	MX(0)	MV(0)	ML(0)	BGR(0)	-	-	-	-
17	COLMOD	W/R	-			0] (4b'0110)		-	•	PF[2:0] (3b)		-
18	OSC Control 2	W/R	-	1/1	PI_RADJ1	[3:0] (3b'00	11)		N/P_RADJO)[3:0](4b'010 T	OSC_E	-
19	OSC Control 1	W/R		•	•	18.1	1.51	- 17	-	-	N(0)	-
1A	Power Control 1	W/R	1-1	-	-	-	-	-		BT[2:0] (00°	1)	-
1B	Power Control 2	W/R	(=)		-			VRH[5:0] (01_1011)_4			-
1C	Power Control 3	W/R			-	1 1	-	-	-	AP[2:0] (01		-
1D	Power Control 4	W/R	- :	-	I/P	I_FS0[2:0](100)	-	N/F	_FS0[2:0]]	(100)	-
1E	Power Control 5	W/R	.7	-	I/PI	_FS1[2:0]]	(100)		N/F	_FS1[2:0]]	(100)	
1F	Power Control 6	W/R		GASEN(1)	VCOMG(0)	-	PON(0)	DK(1)	XDK(0)	DDVDH_ TRI(0)	STB(1)	72
22	SRAM Write Control	W/R					SRAM V	Vrite				7.
23	VCOM Control 1	W/R	-				VMF[7:0]	(1000_000	00)			-
24	VCOM Control 2	W/R	-](0111 000				-
25	VCOM Control 3	W/R	-	**************************************			•](0010_111				-
26	Display Control 1	W/R	-		1		V.II.L[7.0	1/2010_111		:0](0001)		
27	Display Control 2	W/R	-		:0](10)	DT\/I	1:0](10)		-	PTG(1)	REF(1)	-
28	Display Control 3	W/R	-	Fi[i	.0](10)	GON(1)		D**	:0] (00)	-	IXEF(1)	-

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

29 2A 2B 2C 2D 2E 2F 31	Frame Rate control 1 Frame Rate Control 2	W/R W/R	Code D[17:8]	D.7			Lower Code					Comment
2A 2B 2C 2D 2E 2F	control 1 Frame Rate	W/P		D7	D6	D5	D4	D3	D2	D1	D0	Comment
2B 2C 2D 2E 2F		VV/IX			I/PI_RTN	[3:0](0010)			N/P_RTN	N[3:0](0010)		÷
2C 2D 2E 2F		W/R	-		-	I/PI_DIV	[1:0](00)		•	N/P_DIV	[1:0](00)	-
2D 2E 2F	Frame Rate Control 3	W/R	1.0			N/I	P_DUM[7:0	0] (8b'000	I_1100)			-
2E 2F	Frame Rate Control 4	W/R			I/PI_DUM[7:0] (8b'0001_1100)					7		
2F	Cycle Control 1	W/R	-				DON[7:0]					-
2000	Cycle Control 2	W/R	-		1 1/01		SDOF[7:0]	<u> </u>		NW[2:0] (3b	001)	-
31	Display inversion RGB interface	W/R	-	-	I/PI_I	NW[2:0](3b	T (101)		N/P_			
	control 1 RGB interface	W/R	-	-	-	-	-	- DPL	- HSPL	RCM[1	:0](00) EPL	-
32	control 2 RGB interface	W/R	-	-	-	-	-	(0)	(0)	(0)	(0)	-
33	control 3	W/R	•				HE	3P[7:0]				•
34	RGB interface control 4	W/R		HBF	P[9:8]				BP[5:0]	Leeve	DOD D	:
36	Panel Characteristic	W/R	•	*	*	*	-	SS_P anel	GS_Pan el	REV_Pa nel	BGR_P anel	-
38	OTP Control 1	W/R		OTP_F	PTM[1:0]	OTP_VA	RDJ[1:0]	OTP_ POR	OTP_O TPEN	OTP_PP ROG	OTP_P WE	*
39	OTP Control 2	W/R	-		-	-	-	-	OTP_Y A2	OTP_YA1	OTP_Y A0	-
3A	OTP Control 3	W/R	120	-	-	-	OTP_X A4	OTP_ XA3	OTP_X A2	OTP_XA1	OTP_XA0	2
3C	CABC Control 1	W/R	-			DOTEL	DBV[7:0](8'h00)	D1			-
3D	CABC Control 2	W/R	•	-	-	BCTRL (0)	(1)	(0)	BL (0)	5 -		-
3E	CABC Control 3	W/R	•	*	-	12	∨.	(P)	$\mathcal{D}_{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline$	C1 (0)	C0 (0)	-
3F	CABC Control 4	W/R	-					7:0](8'h00				-
40	r1 Control (1)	W/R	-		121				(6'b00_000			
41 42	r1 Control (2) r1 Control (3)	W/R W/R	-	-	(:1				(6'b00_111			-
43	r1 Control (4)	W/R	-	-		VRP2[5:0] (6'b01_0001) VRP3[5:0] (6'b01_1010)						
44	r1 Control (5)	W/R	-	71		VRP4[5:0] (6'b01_1000)				- 2		
45	r1 Control (6)	W/R	-	- [-]	-				(6'b10_010			- 2
46	r1 Control (7)	W/R	-	<u> </u>			PRPC	0[6:0] (7'b0				-
47	r1 Control (8)	W/R	-/-	11				[6:0] (7'b1				*
48	r1 Control (9)	W/R	- 67/		127			PKI	P0[4:0] (5'b0	0_1011)		2
49	r1 Control (10)	W/R	20	J -	_	~			P1[4:0] (5'b			-
4A	r1 Control (11)	W/R	1.)	•	(\cap)				P2[4:0] (5'b1			•
4B	r1 Control (12)	W/R)··	$\overline{}$	(-)	-			P3[4:0] (5'b1			*
4C	r1 Control (13)	W/R	V-			-			P4[4:0] (5'b1			2
50 51	r1 Control (14)	W/R W/R	- '	(·) -				(6'b01_10'			- 5
52	r1 Control (15) r1 Control (16)	W/R	-	\rightarrow	-] (6'b10_01' (6'b10_010			-
53	r1 Control (17)	W/R							(6'b10_010			- 2
54	r1 Control (18)	W/R	-	-	-				(6'b11_000			-
55	r1 Control (19)	W/R	-	-	-				(6'b11_111			
56	r1 Control (20)	W/R	-	-					01_1010)	-		-
57	r1 Control (21)	W/R	-	-				[6:0] (7'b'				-
58	r1 Control (22)	W/R		-	-) (5'b0_011	1)		
59	r1 Control (23)	W/R	-	-	-			PKN1[4:0	(5'b0_010	1)		*
5A	r1 Control (24)	W/R	- 1	-				PKN2[4:0	[5'b0_011	0)		-
5B	r1 Control (25)	W/R	-	-	-				[5'b0_101]	- md-		-
5C	r1 Control (26)	W/R	-	-	-				[] (5'b1_010			
5D	r1 Control (27)	W/R	-		[1:0] (11)	CGMN0	1:0](00) TE_mod	and the second	1[1:0](11)	CGMP0		-
60 E4	TE Control Power saving 1	W/R W/R	-	-	-		e(0)	TEOE(0) S1[7:0]		-	-	2
E5		W/R										
E6	Power saving 2 Power saving 3	W/R	-					_S2[7:0] _S3[7:0]				
E7	Power saving 3 Power saving 4	W/R	-					_S3[7:0] _S4[7:0]				-
E8	Source OP control_Normal	W/R	-					N_N[7:0]				-

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


(Hex)	Operation	W/R	Upper Code	Lower Code								Comment
	Code	1,000,000	D[17:8]	D7	D6	D5	D4	D3	D2	D1	D0	
E9	Source OP control_IDLE	W/R	-		OPON_I[7:0]							-
EA	Power control internal use (1)	W/R	121		STBA[15:8]							-
EB	Power control internal use (2)	W/R	-		STBA[7:0]							-
EC	Source control internal use (1)	W/R	-		PTBA[15:8]						-	
ED	Source control internal use (2)	W/R			PTBA[7:0]						-	
FF	Page select	W/R	-	-			*			PAGE_SE	L[1:0] (00)	-




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


8 Application

8-1 Display ON / OFF






8-2 Standby mode




8-3 Deep Standby mode




Date: 2012/2/1

8-4 Power ON/OFF setting flow



9 Electrical Characteristics

9-1 AC Characteristics




(VSSA=0V_IOVCC=1.65V to 3.3V_VCI=2.3V to 3.3V $T_A = -30$ to 70° C)


Signal	Symbol	Parameter	Min.	Max.	Unit	Description	
	tAST	Address setup time	0	-			
DNC_SCL	tAHT	Address hold time (Write/Read)	10	-	ns	-	
	tCHW	Chip select "H" pulse width	0	-			
	tCS	Chip select setup time (Write)	15	-			
NCS	tRCS	Chip select setup time (Read ID)	45	-	ns		
NCS	tRCSFM	Chip select setup time (Read FM)	355	-	113	_	
	tCSF	Chip select wait time (Write/Read)	10	-			
	tCSH	Chip select hold time	10	-			
/ / /	tWC	Write cycle	66	-			
NWR_SCL	tWRH	Control pulse "H" duration	15	-	ns	-	
	tWRL	Control pulse "L" duration	15	-			
	tRC	Read cycle (ID)	160	-		When read ID data	
NRD(ID)	tRDH	Control pulse "H" duration (ID)	90	-	ns		
	tRDL	Control pulse "L" duration (ID)	45	-		data	
	tRCFM	Read cycle (FM)	450	-	5000000	When read from	
NRD(FM)	tRDHFM	Control pulse "H" duration (FM)	90	-	ns	frame memory	
	tRDLFM	Control pulse "L" duration (FM)	355	-		Traine memory	
	tDST	Data setup time	10	- 1		For maximum	
	tDHT	Data hold time	10	-	200.00.00	CL=30pF	
DB17 to DB0	tRAT	Read access time (ID)	7.0	40	ns	For minimum	
	tRATFM	Read access time (FM)	-	340		CL=8pF	
	tODH	Output disable time	20	80		OL OP!	

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Date: 2012/2/1

Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.







The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

	(VSSA=0V	, IOVCC=1.65V to 3.3V, VCI:	=2.3V to	3.3V, T	A=-30 to	70° C
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Serial clock cycle (Write)	tSCYCW	(1(2)	20	(\-	-	
SCL "H" pulse width (Write)	tSHW	SCL	8 <	77-1	-	ns
SCL "L" pulse width (Write)	tSLW	20 (O)	8	-1	-	
Data setup time (Write)	tSDS	SDIO	(10)) 4	-	ns
Data hold time (Write)	tSDH	SDIO	10	-	-	115
Serial clock cycle (Read)	tSCYCR	40/7 - ((150	-	-	
SCL "H" pulse width (Read)	tSHR	SCL	60	-	-	ns
SCL "L" pulse width (Read)	tSLR		60		-	
90.	0	SDI for maximum				
Access Time	tACC	CL=30pF	10	-	50	ns
		For minimum CL=8pF				
		SDO For maximum				
Output disable time	tOH	CL=30pF	15	-	50	ns
_		For minimum CL=8pF				
SCL to Chip select	tSCC	SCL, NCS	20	-	-	ns
NCS "H" pulse width	tCHW	NCS	40	-	-	ns
Chip select setup time	tCSS	NCS	15	2	2	ns
Chip select hold time	tCSH	1403	15	-	-	115

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.

Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.





The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.3V to 3.3V, Ta = -30 to 70° C)

Item	Symbol	Condition		Spec.		Unit
itelli	Symbol	Condition	Min.	Тур.	Max.	Oilit
Pixel low pulse width	T _{CLKLT}	- <	(15)	- (-	ns
Pixel high pulse width	T _{CLKHT}	- 0	15	~//	-	ns
Vertical Sync. set-up time	T _{VSST}		J≥15	/	-	ns
Vertical Sync. hold time	T _{VSSHT}	-(8())	15	$\langle C \rangle$	<i>y</i> -	ns
Horizontal Sync. set-up time	T _{HSST}	-7// <i>></i>	15		-	ns
Horizontal Sync. hold time	T _{VSSHT}	W/V	15	1/2		ns
Data Enable set-up time	T _{DEST}	(. <u>r</u> ./)	15	7 :	_	ns
Data Enable hold time	T _{DEHT}	(C)	15	-	-	ns
Data set-up time	T _{DST}	(())-	15	-	-	ns
Data hold time	T _{DHT}	2 - W	15	-	-	ns
Phase difference of sync signal falling edge	Thy		0	-	240	Dotclk

Note: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less.


Output Signal Slope Input Signal Slope Vertical Timing for RGB I/F **VSYNC** T_{VBP} TVFP. DB Note 3 Note 3 [17:0] T_{VBL} DE **HSYNC** Horizontal Timing for RGB I/F **HSYNC** T_{HBP} DE THBL DB Note 3 Note 3 [17:0]

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Item	Symbol	Condition		Spec.		Unit
item	Symbol	Condition	Min.	Тур.	Max.	Oille
Vertical Timing						
Vertical cycle period	T _{VP}	() - X	324	326	452	HS
Vertical low pulse width	T _{VSII}	- 6	2	2	-	HS
Vertical front porch	T _{VFP}	(-) (-)	2	2	6	HS
Vertical back porch	T _{VBP}	1	2	4	126	HS
Vertical blanking period	T _{VBL}	T _{VBP+} T _{VFP}	4	6	132	HS
	7/07		-		-	HS
Vertical active area	T _{VDISP}		-	320	-	HS
	> _		-		-	HS
Vertical refresh rate	TVRR	Frame rate	50	60	80	Hz
Horizontal Timing	(()					
Horizontal cycle period	THE	_	244	252	1008	DOTCLK
Horizontal low pulse width	T _{HS}	-	2	2	256	DOTCLK
Horizontal front porch	T _{HFP}	-	2	4	256	DOTCLK
Horizontal back porch	T _{HBP}	-	2	8	256	DOTCLK
Horizontal blanking period	T _{HBL}	T _{HBP} + T _{HFP}	4	12	256	DOTCLK
Horizontal active area	T _{HDISP}		-	240	-	DOTCLK
Pixel clock cycle TVRR=60Hz	f _{CLKCYC}	-	3.9	-	16.6	MHz

Note: (1) IOVCC=1.65 to 3.3V, VCI=2.3 to 3.3V, VSSA=VSSD=0V, T_A=-30 to 70°C (to +85°C no damage)

(2) Data lines can be set to "High" or "Low" during blanking time – Don't care.
(3) HP is multiples of DOTCLK.



Symbol	Parameter	Related		Spec.		Note	Unit
Syllibol	Farameter	Pins	Min.	Typ. Max.		Note	Oilit
tRESW	Reset low pulse width ⁽¹⁾	NRESET	10	-			μs
tREST	Reset complete time ⁽²⁾	ä	-	=	5	When reset applied during STB OUT mode	ms
	Reset complete time	-		-5	120	When reset applied during STB mode	ms
tPRES	Reset goes high level after Power on time	NRESET & IOVCC	10	96)\ <u>}</u>	Reset goes high level after Power on	ms


Date: 2012/2/1

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

Note: (1) Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the table below.

NRESET Pulse	Action
Shorter than 5 µs	Reset Rejected
Longer than 10 µs	Reset
Between 5 µs and 10 µs	Reset Start

- (2) During the resetting period, the display will be blanked (The display is entering blanking sequence which maximum time is 120 ms, when Reset Starts in STB Out -mode. The display remains the blank state in STB -mode) and then return to Default condition for H/W reset.
- (3) During Reset Complete Time, VMF value in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST within 5ms after a rising edge of NRESET.
- (4) Spike Rejection also applies during a valid reset pulse as shown below:



(5) It is necessary to wait 5msec after releasing !RES before sending commands. Also STB Out

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10 QUALITY AND RELIABILITY

1. Scope

Specifications contain

- 1.1 Display Quality Evaluation
- 1.2 Mechanics Specification

2. Sampling Plan

Unless there is other agreement, the sampling plan for incoming inspection shall

follow MIL-STD-105E LEVEL II.

- 2.1 Lot size: Quantity per shipment as one lot (different model as different lot).
- 2.2 Sampling type: Normal inspection, single sampling.
- 2.3 Sampling level: Level II.
- 2.4 AQL: Acceptable Quality Level

Major defect: AQL=0.65 Minor defect: AQL=1.0

3. Panel Inspection Condition

3.1 Environment:

Room Temperature: 25±5°C.

Humidity: 65±5% RH.

Illumination: 300 ~ 700 Lux.

3.2 Inspection Distance:

35-40 cm

3.3 Inspection Angle:

The vision of inspector should be perpendicular to the surface of the Module.

3.4 Inspection time:

Perceptibility Test Time: 20 seconds max.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

4. Display Quality


4.1 Function Related:

The function defects of line defect, abnormal display, and no display are considered Major defects.

4.2 Bright/Dark Dots:

Defect Type / Specification	G0 Grade	A Grade
Bright Dots	0	N≤ 2
Dark Dots	0	N≤ 3
Total Bright and Dark Dots	0	N≤ 4

[Note 1]
Judge defect dot and adjacent dot as following.




- (1) One pixel consists of 3 sub-pixels, including R,G, and B dot.(Sub-pixel = Dot)
- (2) The definition of dot: The size of a defective dot over 1/2 of whole dot is regarded as one defective dot.
- (3) Allow above (as A, B, C and D status) adjacent defect dots, including bright and dart adjacent dot. And they will be counted 2 defect dots in total quantity.
- (4) Defects on the Black Matrix, out of Display area, are not considered as a defect or counted.
- (5) There should be no distinct non-uniformity visible through 6% ND Filter within 2 sec inspection times.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD


4.3 Visual Inspection specifications:

Defect Type	Specification	Count(N)
Dot Shape	D≤0.2mm	Ignored
(Particle, Scratch and Bubbles in	0.2mm < D≤ 0.4mm	N≤ 3
display area)	D > 0.4mm	N=0
Line Shape	W≤ 0.05mm	Ignored
(Particles、Scratch、Lint and	0.05mm <w≤ ,="" 0.1mm="" 4mm<="" l≤="" td=""><td>N≤ 3</td></w≤>	N≤ 3
Bubbles in display area)	W > 0.1mm , L > 4mm	N=0

[Note 2] W : Width[mm], L : Length[mm], N : Number, ϕ : Average Diameter



[Note 3] Bright dot is defined through 6% transmission ND Filter as following.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

5 Reliability Test

Test Item	Test Conditions	Note
High Temperature Operation	70±3°C, t=240 hrs	
Low Temperature Operation	-20±3°C , t=240 hrs	
High Temperature Storage	80±3°C , t=240 hrs	1,2
Low Temperature Storage	-30±3°C, t=240 hrs	1,2
Thermal Shock Test	-20°C ~ 25°C ~ 70°C 30 m in. 5 min. 30 min. (1 cycle) Total 5 cycle	1,2
Humidity Test	60 °C, Humidity 90%, 96 hrs	1,2
Vibration Test (Packing)	Sweep frequency: 10 ~ 55 ~ 10 Hz/1min Amplitude: 0.75mm Test direction: X.Y.Z/3 axis Duration: 30min/each axis	2

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35 $^{\circ}$ C , 45-65 $^{\circ}$ RH).

Definitions of life end point:

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

11 USE PRECAUTIONS

11-1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11-2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

11-3 Storage precautions

- 1) Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.

11-4 Operating precautions

- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that they are shielded from light emissions.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.

11-5 Other

- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

Date: 2012/2/1

12 MECHANICAL DRAWING

