

晶采光電科技股份有限公司 AMPIRE CO., LTD

SPECIFICATIONS FOR LCD MODULE

CUSTOMER	
CUSTOMER PART NO.	
AMPIRE PART NO.	AM-240320D5TOQW-00H(R)
APPROVED BY	
DATE	

☑ Approved For Specifications□Approved For Specifications & Sample

AMPIRE CO., LTD.

2F., No.88, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 221, Taiwan (R.O.C.)台北縣汐止市新台五路一段88號2樓(東方科學園區D棟) TEL:886-2-26967269, FAX:886-2-86967196 or 26967270

CHECKED BY	ORGANIZED BY
	CHECKED BY

RECORD OF REVISION

Revision Date	Page	Contents	Editor
2010/07/01	-	New Release	Emil

1 Features

LCD 3.2 inch Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) for mobile-phone or handy electrical equipments.

- (1) Construction: 3.2" a-Si color TFT-LCD, White LED Backlight and FPCB.
- (2) Main LCD : 2.1 Amorphous-TFT 3.2 inch display, transmissive, Normally white type, 9 o'clock.
 - 2.2 240(RGB)X320 dots Matrix,1/320 Duty.
 - 2.3 Narrow-contact ledge technique.
 - 2.4 Main LCD Driver IC: RM68050 equivalent.
 - 2.5 262K: Red-6bit, Green-6bit, Blue-6bit (18-bit interface)
- (3) Low cross talk by frame rate modulation
- (4) Direct data display with display RAM
- (5) Partial display function: You can save power by limiting the display space.
- (6) Interface: MPU and RGB Interface. (Select by H/W Jumper). Default: MCU Interface.
- (7) SPI and Digital RGB 18-bit interface selectable.

IM3	IM2	IM1	IM0	MPU mode	DB Pin in use	Remark
PIN9	JP2	PIN8	PIN7			
0	0 (2,3Short)	1	0	80-16BIT	DB[17:10],DB[8:1]	
0	0 (2,3Short)	1	1	80-8BIT	DB[17:10]	MCU Interface.
1	0 (2,3Short)	1	0	80-18BIT	DB[17:0]	
1	0 (2,3Short)	1	1	80-9BIT	DB[17:9]]	
0	1 (1,2Short)	0	ID	SPI	SDI ,SDO	Must change JP2;
						SPI, RGB Interface

* Others setting invalid

(8) Abundant command functions:

Area scroll function

Display direction switching function

Power saving function

Electric volume control function: you are able to program the temperature compensation function.

2 Mechanical specifications

Dimensions and weight

	Item	Specifications	Unit
Active Display Size		3.2 inch diagonal(81.28mm)	mm
	Outline Dimension	55.64 (H) x 77.3(V)	mm
Main	Pixel pitch	0.2025 (H) x 0.2025(V)	mm
LCD	Active area	48.6 (H) x 64.8 (V)	mm
	Number of Pixels	240(H)x320(V) pixels	mm

*1. This specification is about External shape on shipment from AMPIRE.

3 Absolute max. ratings and environment

3-1 Absolute max. ratings

Ta=25°C GND=0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power voltage	VDD – GND	-0.3	+3.3	V	
Power voltage	LED A – LED K	-0.5	+4.0	V	Parallel
Input voltage	VIN	-0.5	VDD	V	

3-2 Environment

Item	Specifications	Remarks
Storage temperature	Max. +80 °C Min30 °C	Note 1: Non-condensing
Operating temperature	Max. +70 °C Min10 °C	Note 1: Non-condensing

Note 1 : Ta \leq +40 °C · · · Max.85%RH

Ta>+40 °C $\cdot \cdot \cdot$ The max. humidity should not exceed the humidity with 40 °C 85%RH.

4 Electrical specifications

4-1 Electrical characteristics of LCM

(V_{DD}=3.0V, Ta=25 °C)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
IC power voltage	V_{DD}		2.6	2.8	3.3	V
High-level input voltage	V _{IHC}		0.8		V_{DD}	V
Low-level input voltage	V _{ILC}		-0.3		$0.2V_{DD}$	V
Consumption current of VDD	I _{DD}	LED OFF	-	10	-	mA
Consumption current of LED	I _{LED_ON}	V _{LED} =19.2V	-	15	20	mA


※ 1. 1/320 duty.

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit					
Forward voltage	V _f	I _f =15mA -		(19)	-	V					
Forward current	l _f	Vf=19V	-	(15)	(20)	mA					
Uniformity (with L/G)	-	l _f =15mA	70%	-	-						
C.I.E.	Х		0.265	0.30	0.335						
0.1.E.	Y		0.275	0.31	0.345						
Luminous color	White										
Chip connection	6 chip serial connection										

4-2 LED back light specification

Note: (value), value=estimate value.

Bare LED measure position:



5 Main LCD


5-1 Optical characteristics

ltem		Symbol	Min.	Std.	Max.	Unit	Conditions			
Contrast ı	ratio	CR	150	200	-	-				
Response	Rising	Tr	- 15 -			ms				
time	Faling	Tf	-	35	-	1113				
White lumir (center of se		YL		200		cd/m2	θ=0 °			
	Red	Rx	0.54	0.59	0.63		Φ=0°			
	Reu	Ry	0.30	0.34	0.38					
Color	Green	Gx	0.29	0.33	0.37		Normal			
chromaticity		Gy	0.56	0.60	0.64		viewing angle			
(CIE1931)	Blue	Bx	0.10	0.14	0.18					
		BY	0.02	0.06	0.10					
	White	Wx	0.26	0.30	0.34					
	vviile	WY	0.27	0.31	0.35					
	Hor.	θL (38.7)								
Visual angle	1101.	θr		(15)		Degree	CR>10			
	Ver.	Θf		(62.7)		Begree				
	vel.	θь		(62.2)						


(1/320 Duty in case except as specified elsewhere $Ta = 25^{\circ}C$)

Note: (value), value=estimate value.


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD




NOTE 2: Response tome definition





NOTE 3: $\phi \cdot \theta$ definition












NOTE 5: Visual angle direction priority



Contrast Ratio : Cr=A/B


6 Block Diagram

Block diagram (Main LCD)

Display format: A-Si TFT transmissive, normally white type, 9 o'clock.

Display composition: 240 x RGB x 320 dots

LCD Driver: RM68050 or equivalent.



7 Interface specifications

-1---


Connecter pitch:0.3mm

Recommend Connecter: JAE FF0245S

Pin No.	Terminal	Functions									
1	VSS	Gro	Ground pins.								
2	XL	Tou	Touch Panel Left Side.								
3	XR	Tou	Touch Panel Right Side.								
4	YD	Tou	ch F	anel D	own Side.						
5	YU	Tou	ch F	anel U	p Side.						
6	VSS	Gro	und	pins.							
7	IM0/ID	IM3	IM1	IM0/ID	MPU-Interface Mode	DB Pin in use					
		0	1	0	i80-system 16-bit interface	DB[17:10], DB[8:1]; (JP1 2-3short)					
8	IM1	0	1	1	i80-system 8-bit interface	DB[17:10]; (JP1 2-3short)					
		1	1	0	i80-system 18-bit interface	DB[17:0]; (JP1 2-3short)					
9	IM3	1	1	1	i80-system 9-bit interface	DB[17:9]; (JP1 2-3short)					
3	INIO	0	0	ID	Serial Peripheral Interface	SDI, SDO; (JP1 1-2short)					
10	SDO	Ser	ial bi	us intei	face data output pin.						
11	NC	No	Coni	nection	l.						
12	SDI	Ser	ial bi	us intei	face data input pin.						
13-30	D17-D0		18-bit bidirectional bus Connect to VSS when the serial interface is selected.								
31	/CS		"L"	ection level e		nands and reading /writing					
32	/RESET			•	" initializes internally. after the power is sup	plied.					
33	RS	Cor	nma	nd/disp	play Data Selection.						
34	WR/SCL	Writ	te er	able si	ignal/Serial bus interfa	ace clock input pin.					
35	/RD	Rea	ad er	nable s	ignal.						
36	VSYNC	Fra	me s	synchro	nizing signal in RGB	I/F mode. (JP1 1-2short)					
37	HSYNC	Fra	me s	synchro	nizing signal in RGB	I/F mode. (JP1 1-2short)					
38	DOTCLK	Dot	cloc	k signa	al in RGB I/F mode. (J	IP1 1-2short)					
39	ENABLE	A da	ata E	ENABL	E signal in RGB I/F m	ode. (JP1 1-2short)					
40	VCC	Down			r Ctan un aireuit ()/C						
41	VCC	POwe	ersu	ippiy io	or Step-up circuit. (VC	1-2.5~3.3V).					
42	VSS	Gro	und	pins.							
43	LED_K	Pov	ver s	upply f	or LED (Cathode).						
44	LED_A	Pov	ver s	upply f	or LED (Anode).						
45	VSS			pins.							

80-system 18-bit interface 7-1


Instruction write	Э																	
Input	DB 17	DB 16	DB 15	DB 14	DB 13	DB 12	DB 11	DB 10	DB 9	DB 8	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0
	Ţ	Ţ			Ţ			Ţ	Ţ	Ţ		Ţ		Ţ	Ţ	Ţ	Ţ	Ţ
Instruction	IB 15	IB 14	IB 13	IB 12	IB 11	IB 10	IB 9	IB 8		IB 7	IB 6	IB 5	IB 4	IB 3	IB 2	IB 1	IB 0	
								Instru	uction	code								
Instruction read	ł																	
Read data	IB 15	IB 14	IB 13	IB 12	IB 11	IB 10	IB 9	IB 8		IB 7	IB 6	IB 5	IB 4	IB 3	IB 2	IB 1	IB 0	
	\mathbf{I}		•	•	•	Ţ	Ţ	•	¥		•	•			1		1	↓
Output	DB 17	DB 16	DB 15	DB 14	DB 13	DB 12	DB 11	DB 10	DB 9	DB 8	DB 7	DB 6	DB 5	DB 4	DB 3	DB 2	DB 1	DB 0
RAM data read	ł																	
GRAM data	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G	B5	B4	B3	B2	B1	B0
	ł		ł		ł	ł	ł	ł		•	ł	ł	ł	ł	ł	ł	•	
Read data	RD [17]	RD [16]	RD [15]	RD [14]	RD [13]	RD [12]	RD [11]	RD [10]			RD [7]	RD [6]				RD [2]		
				•	ł	+	ł	ł			ł	ł		+	ł		•	
Output pins	DB 17	DB 16	DB 15	DB 14	DB 13	DB 12	DB 11	DB 10	DB 9	DB 8	DB 7	DE 6	DE 5	DE 4	3 DB 3	DB 2	DE 1	3 DB 0



7-2 80-system 16-bit interface

7-3 80-system 9-bit interface

Instruction writ	e				K														
				F	rst tra	nsfer							S	econo	d trans	sfer			
Input	DB 17	DB 16	DB 15	DB 14	DB 13		DB 11	DB 10	DB 9	DE 17	- 17-31				DB 13	DB 12	DB 11	DB 10	DB 9
Instruction	▼ B 15	IB 14	IB 13	IB 12	▼ B 11	▼ B 10	▼ IB 9	IB 8	_ ↓] ↓	IB 7	IE 6			B 4	▼ IB 3	IB 2	▼ IB 1	▼ IB 0	ł
				80	1943	202	10	Inst	ructio	n code	9		20			10		5 C	
Device code re	ead																		
Read data	IB 15	IB 14	IB 13	IB 12	IB 11	IB 10	IB 9	IB 8		IB 7				B 4	IB 3	IB 2	IB 1	Вo	
					<u> </u>					Ĥ			<u> </u>				† I	Ť	<u>1</u>
		•	•	<u> </u>	rst tra	V	•	•		. *				1	trans	¥	•	•	
Output	DB	DB	DB	DB	-		DB	DB	DB	DE	B D	3 D	_			DB	DB	DB	DB
	17	16	15	14	13		11	10	9	17	20 C C C C C				13	12	11	10	9
RAM data write) [Firs	st trans	sfer							Seco	ond tra	ansfer	•			
Inout	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB	DB		3 DE	3 DI	3
Input	17	16	15	14	13	12	11	10	9	17	16	15	14	13	12	11	1 10) 9	
	1	1	1	1	1	1	Ţ	L	1	1	1	1	1	1	1	1			
GRAM write data	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	GO	B5	B4	B3	B2	2 B1	В	D
									1 pi	xel		Note:	Norm	al dis	play in	262,	144 co	lors	
RAM data read												6					$\mathbf{\mathbf{x}}$		_
GRAM data	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	2 B1	В	C
	$\overline{}$	Ţ		Ţ		Ţ	Ţ		Ţ										_
Read data	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD	RD				
	[17]	[16]	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	[7]	[6]	[5]	[4]	[3]	[2]] [1]		1
	¥	¥	¥	↓	¥.	¥	¥	+	+	+	+	+	ł	ł	↓	+	. 1		,
Output				Fire	st trans	sfer							Seco	ond tra	ansfer				
pins	DB 17	DB 16	DB 15	DB 14	DB 13	DB 12	DB 11	DB 10	DB 9	DB 17	DB 16	DB 15	DB 14	DB 13	DB 12	2.00			
															202		0.0		



7-5 Serial Peripheral interface (SPI)

The system interface of RM68050 also includes the Serial Peripheral Interface (SPI). In SPI mode (JP2 1, 2 short on FPC), /CS, SCL, SDI and SDO are used to transfer data between MCU and RM68050. IM0/ID pin served as the ID pin. Figure 7-9 illustrates the detail timing while using SPI. Be aware that the unused pins such as DB17-0 pins must be fixed at either IOVCC or GND level.





Figure 7-9

Start Byte Format									
Transferred bits	s	1	2	3	4	5	6	7	8
Start byte format	Transfer start	Device ID	code					RS	R/W
	X QV	0	1	1	1	0	ID		
Note 1) ID bit is selected by settin	ng the IM0/ID pin.								


RS	R/W	Function
0	0	Set an index register
0	1	Read a status
1	0	Write an instruction or RAM data
1	1	Read an instruction or RAM data

The instruction and GRAM accessing format o Serial Peripheral interface are shown in Figure 7-10 and Figure 7-11 respectively.





When read operation is desired In SPI mode, valid data are read out as the RM68050 reads out the 6th byte data from the internal GRAM. The RAM data transfer in SPI mode, in SPI mode with status read are illustrated in Figure 7-12,, respectively.



7-6 RGB Interface

AM-240320D5TOQW-00H also includes external (RGB) interface for displaying moving picture.

External interface can be set by RIM1-0 bit. Table 7-1summarized the corresponding types of RGB interface with RIM1-0 setting.

RIM1	RIM0	RGB Interface	DB Pin		
0	0	18-bit RGB interface	DB17-0		
0	1	16-bit RGB interface	DB17-10, 8-1		
1	0	6-bit RGB interface DB17-12			
1	1	Setting disabled			

Table 7-1

RGB interface cab access RM68050 by VSYNC, HSYNC, ENABLE, DOTCLK and DB17-0 signals, where VSYNC is used for frame synchronization; HSYNC is used for line synchronization and ENABLE is served as the valid data synchronized signals. The RGB interface can be rewriting minimum necessary data to the GRAM area which need to be overwritten with use of window address function and high-speed write mode. It is necessary for RGB interface to set front and back porch periods after and before a display period, respectively. Figure 7-13 illustrates the general timing for RGB interface. There are some constrain while using RGB interface. The following summarized the conditions

(a) Partial display/ scroll function / interlace and graphics operation function are not available for RGB interface.


(b) In RGB interface VSYNC, HSYNC, and DOTCLK signals must be input through a display operation period.

(c) The setting of the NO1-0 bits, STD1-0 bits and EQ1-0 bits are based on DOTCLK in RGB interface mode. In 6-bit RGB interface mode, it takes 3 DOTCLK inputs to transfer one pixel. Be aware data transfer in units of 3 DOTCLK inputs in 6-bit RGB interface mode is necessary. Set the cycle of each signal in 6-bit interface mode (VSYNC, HSYNC ENABLE, DB17-0) to input 3x clock to complete data transfer in units of pixels.

(d) In RGB interface mode, the front porch period continues until the next VSYNC input is detected after drawing one frame.

(e) In RGB interface mode, a GRAM address (DB17-0) is set in the address counter every frame on the falling edge of VSYNC.

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD





RGB interface includes ENABLE signal served as valid data synchronized signals. Moreover, the active level for ENABLE can be set by EPL. The EPL bit inverts the polarity of ENABLE signal. Table 7-2 summarized the setting of EPL and ENABLE active level for GRAM accessing. Setting both EPL and ENABLE bits to automatically update RAM address in the AC is necessary while writing data to the GRAM.

EPL	ENABLE	RAM Write	RAM Address
0	0	Enabled	Updated
0	1	Disenabled	Retained
1	0	Disenabled	Retained
1	1	Enabled	Updated

Table 7-2

RM68050 can support 18-bit, 16-bit and 6-bit RGB interface. The detail timing diagram for 18-bit, 16-bit and 6-bit RGB interface are shown in Figure7-14 and Figure 7-15respectively.




Figure 7-14

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD




Figure 7-15

The RGB interface also has the window address function to transfer only minimum necessary data on the moving picture GRAM area, which can lower the power consumption and still can use system interface to rewrite data in still picture RAM area while displaying a moving picture. Setting RM = 0 while in RGB interface mode can make GRAM access through the system interface. When RGB interface accessing GRAM is desired, wait for one read/write bus cycle following by RM = 1 setting. Figure 7-16 illustrates the timing diagram when displaying a moving picture through the RGB interface and rewriting data in the still picture GRAM area through the system interface.





Figure 7-16

* 6-bit RGB interface

RAM accessing format and data transmission synchronization of 6-bit RGB interface are shown in Figure 7-17 and Figure 7-18, respectively.









Figure 7-18

Date : 2010/07/01

The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

* 16-bit RGB interface

RAM accessing format of 16-bit RGB interface are shown in Figure 7-19.





* 18-bit RGB interface

RAM accessing format of 18-bit RGB interface are shown in Figure 8-21.




Figure 7-20

7-7 Instruction List

Main LCD Driver IC:RM68050

Index Register W 0 - - - - - - - 107 UDB 1 010 Driver Codput Control 1 W 1 0 0 1 0 0 1 0 0 1 0	D5 D4 105 ID4 1 0 0 0 </th <th>VCM3 FRS[3] 0 0</th> <th>D2 ID2 I 0 0 0 0 8P2 FMI2 FMI2 0 FMP2 0 0 FMP2 0 0 VC2 VRH2 0 AD10</th> <th>D1 ID1 0 0 0 EPF1 ISC1 FMI1 FMI1 FMP1 EPL SLP VC1 VRH1 0 AD1 AD9</th> <th>D0 ID0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BP0 ISC0 FMI0 RIM0 DPL STB VC0 VRH0 0 AD0</th>	VCM3 FRS[3] 0 0	D2 ID2 I 0 0 0 0 8P2 FMI2 FMI2 0 FMP2 0 0 FMP2 0 0 VC2 VRH2 0 AD10	D1 ID1 0 0 0 EPF1 ISC1 FMI1 FMI1 FMP1 EPL SLP VC1 VRH1 0 AD1 AD9	D0 ID0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BP0 ISC0 FMI0 RIM0 DPL STB VC0 VRH0 0 AD0
Don Driver Code Read RO 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VSPL AP1 AP0 C01 DC00 0 <	0 0 0 AM 0 CL BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 FMP3 HSPL 0 VRH3 0 VRH3 0 VRH3 0 VRH3 0 0 VRH3 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 8P2 FM2 FM2 0 FMP2 0 FMP2 0 VRP2 0 VRP2 0 0 VC2 VRP2 0 0 VC2 VRP2	0 0 0 EPF1 D1 ISC1 FM1 FM1 FM1 FMP1 EPL SLP VC1 VRH1 0 AD1	1 0 0 EPF0 D0 BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Din. Driver Cotport 1 W 1 0	0 0 0 0 0 0 0 0 0 0 00 0	0 AM 0 CL BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 FMP3 HSPL 0 0 VRH3 0 0 VRH3 0 5 CH3 FR[3] 0 0 0 0 0	0 0 0 8P2 ISC2 FMI2 0 FMP2 0 VRP2 0 VRP2 0 VRP2 0 AD2 AD10	0 0 EPF1 BP1 ISC1 FM11 FM11 EPL SLP VC1 VRH1 0 AD1	0 0 EPF0 D0 BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Orn LCD Driving Control W 1 0	I/D0 I/D0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VSPL AP1 AP0 AC01 DC00 0 0 0	AM 0 CL BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 FMP3 HSPL 0 0 VRH3 0 AD3 AD11 Nterfaces. VCM3 FRS[3] 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 BP2 ISC2 FMI2 0 FMP2 0 FMP2 0 VC2 VRH2 0 VC2 VRH2 0 AD2 AD10	0 EPF1 D1 BP1 ISC1 FM11 RIM1 EPL SLP VC1 VRH1 0 AD1	0 EPF0 D0 BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Op/L Lebis data format control W 1 0	0 0 0 0 DTE 0 0 0 0 7G1 PTG0 0 0 0 0 0 0 0 MP5 FMP4 0 VSPL AP0 AP1 AP0 C01 DC00 0 0	0 CL BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 0 VRH3 0 AD1 AD1 Nterfaces. VCM3 FR[3] 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 BP2 ISC2 FMI2 0 FMP2 0 VC2 VRH2 0 AD2 AD10	EPF1 D1 BP1 ISC1 FM11 FM11 EPL SLP VC1 VRH1 0 AD1	EPF0 D0 BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Orb Disglay Control 1 W 1 0 0 PTDE5 0	SON DTE 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0	CL BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 0 VRH3 0 VRH3 0 AD3 AD11 tterfaces. VCM3 FR[3] 0 0 0 0 0 0 0 0 0 0 0 0 0	0 BP2 ISC2 FMI2 0 FMP2 0 VC2 VRH2 0 AD2 AD10	D1 BP1 ISC1 FM11 FMP1 EPL SLP VC1 VRH1 0 AD1	D0 BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Obs. Display Control 3 W 1 0 0 0 PFP3 PF2 PF1 PF00 0 0 Display Control 3 W 1 0<	0 0 0 TG1 PTG0 0 0 0 0 MM1 DM0 MP5 FMP4 0 VSPL AP1 AP0 QC01 DC00 0 0	BP3 ISC3 FMARKOE 0 FMP3 HSPL 0 0 VRH3 0 AD3 AD11 therfaces. VCM3 FR[3] 0 0	BP2 ISC2 FMI2 0 FMP2 0 VC2 VRH2 0 AD2 AD10	BP1 ISC1 FMI1 RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1	BP0 ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Orth Display Control 3 W 1 0 0 0 0 PTS1 PTS0 0 </td <td>TG1 PTG0 0 0 0M1 DM0 MP5 FMP4 0 VSPL AP1 AP0 CO1 DC00 0 0</td> <td>ISC3 FMARKOE 0 FMP3 HSPL 0 VRH3 0 VRH3 AD1 AD11 hterfaces. VCM3 FRS[3] 0 0</td> <td>ISC2 FMI2 0 FMP2 0 VC2 VRH2 0 AD2 AD10</td> <td>ISC1 FMI1 RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1</td> <td>ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0</td>	TG1 PTG0 0 0 0M1 DM0 MP5 FMP4 0 VSPL AP1 AP0 CO1 DC00 0 0	ISC3 FMARKOE 0 FMP3 HSPL 0 VRH3 0 VRH3 AD1 AD11 hterfaces. VCM3 FRS[3] 0 0	ISC2 FMI2 0 FMP2 0 VC2 VRH2 0 AD2 AD10	ISC1 FMI1 RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1	ISC0 FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
DAN Disglay Control 4 W 1 0	0 0 0 0 MM1 DM0 MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FMARKOE 0 0 FMP3 HSPL 0 0 VRH3 0 AD3 AD11 https://www.secs.org/secs	FMI2 0 FMP2 0 0 VC2 VRH2 0 AD2 AD10	FMI1 RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1	FMI0 RIM0 FMP0 DPL STB VC0 VRH0 0
Och RGB Display Interface Control W 1 0 ENC2 ENC1 ENC0 0 0 FM 0 0 D DDh Frame Maker Position W 1 0 <td>DM1 DM0 MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0</td> <td>0 FMP3 HSPL 0 0 VRH3 0 AD3 AD11 nterfaces. VCM3 FFR[3] 0 0 0</td> <td>0 FMP2 0 0 VC2 VRH2 0 AD2 AD10</td> <td>RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1</td> <td>RIMO FMPO DPL STB VC0 VRH0 0</td>	DM1 DM0 MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0	0 FMP3 HSPL 0 0 VRH3 0 AD3 AD11 nterfaces. VCM3 FFR[3] 0 0 0	0 FMP2 0 0 VC2 VRH2 0 AD2 AD10	RIM1 FMP1 EPL SLP VC1 VRH1 0 AD1	RIMO FMPO DPL STB VC0 VRH0 0
Och 1 0 ERC0 0 0 0 RM 0 </td <td>MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0</td> <td>FMP3 HSPL 0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0</td> <td>FMP2 0 VC2 VRH2 0 AD2 AD10</td> <td>FMP1 EPL SLP VC1 VRH1 0 AD1</td> <td>FMP0 DPL STB VC0 VRH0 0</td>	MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0	FMP3 HSPL 0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	FMP2 0 VC2 VRH2 0 AD2 AD10	FMP1 EPL SLP VC1 VRH1 0 AD1	FMP0 DPL STB VC0 VRH0 0
0 1 0	MP5 FMP4 0 VSPL AP1 AP0 C01 DC00 0 0	HSPL 0 VRH3 0 AD3 AD11 Interfaces. VCM3 FRS[3] 0 0	FMP2 0 VC2 VRH2 0 AD2 AD10	FMP1 EPL SLP VC1 VRH1 0 AD1	FMP0 DPL STB VC0 VRH0 0
OFF RGB Display Interface Control W 1 0 <t< td=""><td>0 VSPL AP1 AP0 C01 DC00 0 0</td><td>HSPL 0 VRH3 0 AD3 AD11 Interfaces. VCM3 FRS[3] 0 0</td><td>0 0 VC2 VRH2 0 AD2 AD10</td><td>EPL SLP VC1 VRH1 0 AD1</td><td>DPL STB VC0 VRH0 0</td></t<>	0 VSPL AP1 AP0 C01 DC00 0 0	HSPL 0 VRH3 0 AD3 AD11 Interfaces. VCM3 FRS[3] 0 0	0 0 VC2 VRH2 0 AD2 AD10	EPL SLP VC1 VRH1 0 AD1	DPL STB VC0 VRH0 0
OPH 2 W 1 0	AP1 AP0 C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	0 VC2 VRH2 0 AD2 AD10	SLP VC1 VRH1 0 AD1	STB VC0 VRH0 0
11h Power Control 2 W 1 0 0 0 0 DC12 DC11 DC10 0 DC02 D 13h Power Control 3 W 1 0 </td <td>C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0</td> <td>VC2 VRH2 0 AD2 AD10</td> <td>VC1 VRH1 0 AD1</td> <td>VC0 VRH0 0</td>	C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	VC2 VRH2 0 AD2 AD10	VC1 VRH1 0 AD1	VC0 VRH0 0
11h Power Control 2 W 1 0 0 0 0 DC12 DC11 DC10 0 DC02 D 13h Power Control 3 W 1 0 </td <td>C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0</td> <td>VC2 VRH2 0 AD2 AD10</td> <td>VC1 VRH1 0 AD1</td> <td>VC0 VRH0 0</td>	C01 DC00 0 0 0 0 AD5 AD4 D13 AD12 to the selected in 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	VC2 VRH2 0 AD2 AD10	VC1 VRH1 0 AD1	VC0 VRH0 0
12h Power Control 3 W 1 0 0 0 0 0 0 VCIRE 0 13h Power Control 4 W 1 0	0 0 0 0 AD5 AD4 D03 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	VRH3 0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	VRH2 0 AD2 AD10	VRH1 0 AD1	VRH0 0
13h Power Control 4 W 1 0 0 0 VDV4 VDV3 VDV2 VDV1 VDV0 <	0 0 AD5 AD4 D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 AD3 AD11 nterfaces. VCM3 FRS[3] 0 0	0 AD2 AD10	0 AD1	0
20h Horizontal GRAM Address Set W 1 0 <th0< td=""><td>AD5 AD4 D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>AD3 AD11 Interfaces. VCM3 FRS[3] 0 0</td><td>AD2 AD10</td><td>AD1</td><td></td></th0<>	AD5 AD4 D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AD3 AD11 Interfaces. VCM3 FRS[3] 0 0	AD2 AD10	AD1	
21h Vertical GRAM Address Set W 1 0 <td>D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>AD11 nterfaces. VCM3 FRS[3] 0 0</td> <td>AD10</td> <td></td> <td></td>	D13 AD12 to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AD11 nterfaces. VCM3 FRS[3] 0 0	AD10		
22h Write Data to GRAM W 1 RAM write data (WD17-0) / read data (RD17-0) bits are transferred via different data bus lines according 29h Power Control 7 W 1 0 <td>to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>VCM3 FRS[3] 0 0</td> <td></td> <td></td> <td>AD8</td>	to the selected in CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	VCM3 FRS[3] 0 0			AD8
Power Control 7 W 1 0	CM5 VCM4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	VCM3 FRS[3] 0 0	VCM2		
2Bh Frame Rate and Color Control W 1 0 <th< td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>FRS[3] 0 0</td><td>VCM2</td><td></td><td>Lucia</td></th<>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	FRS[3] 0 0	VCM2		Lucia
30h Gamma Control 1 W 1 0 0 0 0 KP1[2] KP1[1] KP1[0] 0 <	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	FRS[2]	VCM1 FRS[1]	VCM0 FRS[0]
S1h Gamma Control 2 W 1 0 0 0 0 0 KP3(2) KP3(1) KP3(0) 0 0 0 32h Gamma Control 3 W 1 0 0 0 0 0 KP3(2) KP3(1) KP3(0) 0 0 0 35h Gamma Control 4 W 1 0 0 0 0 Rep1(1) RP1(1) RP1(1) </td <td>0 0 0 0 0 0 0 0 0 0 0 0</td> <td>0</td> <td>_</td> <td>_</td> <td></td>	0 0 0 0 0 0 0 0 0 0 0 0	0	_	_	
32h Gamma Control 3 W 1 0 0 0 0 0 KP5(1) KP5(0) 0 0 0 35h Gamma Control 4 W 1 0 <td>0 0 0 0 0 0 0 0 0 0</td> <td></td> <td>KP0[2]</td> <td>KP0[1]</td> <td>KP0[0]</td>	0 0 0 0 0 0 0 0 0 0		KP0[2]	KP0[1]	KP0[0]
S5h Gamma Control 4 W 1 0 0 0 0 RP1[2] RP1[1] RP1[0] 0 0 0 36h Gamma Control 5 W 1 0 0 VRP1[3] VRP1[3] VRP1[1] VR	0 0 0 0 0 0		KP2[2] KP4[2]	KP2[1] KP4[1]	KP2[0] KP4[0]
36h Gamma Control 5 W 1 0 0 VRP1[4] VRP1[2] VRP1[2] VRP1[0] 0 0 0 37h Gamma Control 6 W 1 0	0 0 0 0 0 0	0	RP0[2]	RP0[1]	RP0[0]
37h Gamma Control 6 W 1 0 0 0 0 0 KN1[2] KN1[1] KN1[0] 0 0 0 38h Gamma Control 7 W 1 0	0 0 0 0	VRP0[3]	VRP0[2]	VRP0[1]	
38h Gamma Control 7 W 1 0 0 0 0 0 KN3[1] KN3[1] KN3[0] 0 0 0 38h Gamma Control 8 W 1 0 0 0 0 0 KN3[1] KN3[1] KN3[0] 0 0 0 3Ch Gamma Control 9 W 1 0 0 0 0 0 RN1[2] RN1[1] RN1[0] 0 0 0 No. Registers Name RVW RS D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 fd 3Dh Gamma Control 10 W 1 0 0 0 VRN1[3] VRN1[3] VRN1[1] VRN1[0] 0	0 0	0	KN0[2]	KN0[1]	KN0[0]
39h Gamma Control 8 W 1 0 0 0 0 0 NSt[2] KNS[1] KNS[0] 0 0 0 30h Gamma Control 9 W 1 0		0	KN2[2]	KN2[1]	KN2[0]
Sch Gamma Control 9 W 1 0 0 0 0 RN1[2] RN1[1] RN1[0] 0 0 0 No. Registers Name RW RS D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D1 3Dh Gamma Control 10 W 1 0 0 0 VRN1[4] VRN1[3] VRN1[2] VRN1[1] VRN1[0] 0 0 0 50h Horizontal Address Start W 1 0 </td <td></td> <td>0</td> <td>KN4[2]</td> <td>KN4[1]</td> <td>KN4[0]</td>		0	KN4[2]	KN4[1]	KN4[0]
No. Registers Name R/W RS D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 I 3Dh Gamma Control 10 W 1 0 0 VRN1[4] VRN1[3] VRN1[1] VRN1[1] VRN1[0] 0 0 0 5nh Position W 1 0	0 0	0	RN0[2]	RN0[1]	RN0[0]
3Dh Gamma Control 10 W 1 0 0 VRN1[4] VRN1[2] VRN1[1] VRN1[0] 0 0 0 50h Horizontal Address Start Position W 1 0					_
Horizontal Address Start W 1 0 <td>D5 D4</td> <td>D3</td> <td>D2</td> <td>D1</td> <td>D0</td>	D5 D4	D3	D2	D1	D0
Soft Position W 1 0 0 0 0 0 0 0 0 0 1 Nake Hass	0 0	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]
Position W 1 0<	SA5 HSA4	HSA3	HSA2	HSA1	HSA0
Sth Position W 1 0 0 0 0 0 0 0 0 0 0 HEA7 HEA6 HI 52h Vertical Address Start Position W 1 0 <td< td=""><td>76.775 J. (10.753.614)</td><td></td><td></td><td>1000000</td><td>192902</td></td<>	76.775 J. (10.753.614)			1000000	192902
S2h Vertical Address Start Position W 1 0 0 0 0 0 0 0 0 Vertical Address Start Position W 1 0 <td>EA5 HEA4</td> <td>HEA3</td> <td>HEA2</td> <td>HEA1</td> <td>HEA0</td>	EA5 HEA4	HEA3	HEA2	HEA1	HEA0
S3h Vertical Address End Position W 1 0 0 0 0 0 0 0 0 0 VEA8 VEA7 VEA6 VI 60h Driver Output Control 2 W 1 GS 0 NL5 NL4 NL3 NL2 NL1 NL0 0	SA5 VSA4	VSA3	VSA2	VSA1	VSA0
60h Driver Output Control 2 W 1 GS 0 NL5 NL4 NL3 NL2 NL1 NL0 0 0 50 61h Base Image Display Control W 1 0	EA5 VEA4	VEA3	VEA2	VEA1	VEA0
Base Image Display Control W 1 0 </td <td></td> <td>SCN3</td> <td>SCN2</td> <td>SCN1</td> <td>SCN0</td>		SCN3	SCN2	SCN1	SCN0
66h SPI Read/Write Control W 1 0 <td>0 0</td> <td>0</td> <td>NDL</td> <td>VLE</td> <td>REV</td>	0 0	0	NDL	VLE	REV
6Ah Vertical Scroll Control W 1 0 0 0 0 0 0 VL7 VL6 V 80h Partial Image 1 Display Position W 1 0 0 0 0 0 0 PTDP06 PTDP07 PTDP06 PT 81h Partial Image 1 Area (Start Line) W 1 0 0 0 0 0 PTSA08 PTSA07 PTSA08 PTSA07 PTSA06 PTI 82h Partial Image 1 Area (End Line) W 1 0 0 0 0 0 0 PTEA06 PTI			NUL		R/WX
Boh Partial Image 1 Display Position W 1 0 0 0 0 0 0 PTDP06 PTDP07 PTDP06 PT 81h Partial Image 1 Area (Start Line) W 1 0 0 0 0 0 0 PTSA08 PTSA07 PTSA06 PT 82h Partial Image 1 Area (End Line) W 1 0 0 0 0 0 PTEA06 PTEA07 PTEA06 PT	0 0	0	0	0	(0)
Boh Partial Image 1 Display Position W 1 0 0 0 0 0 0 PTDP06 PTDP07 PTDP06 PT 81h Partial Image 1 Area (Start Line) W 1 0 0 0 0 0 0 PTSA08 PTSA07 PTSA06 PT 82h Partial Image 1 Area (End Line) W 1 0 0 0 0 0 PTEA06 PTEA07 PTEA06 PT	/L5 VL4	VL3	VL2	VL1	VLO
B1h Partial Image 1 Area (Start Line) W 1 0 0 0 0 0 0 PTSA08 PTSA07 PTSA06 PT 82h Partial Image 1 Area (End Line) W 1 0 0 0 0 0 0 PTSA08 PTSA07 PTSA06 PT 82h Partial Image 1 Area (End Line) W 1 0 0 0 0 0 PTEA08 PTEA07 PTEA06 PT	DP05 PTDP04	PTDP03	PTDP02	PTDP01	_
Bit Line) W 1 0 </td <td></td> <td></td> <td></td> <td></td> <td></td>					
	SA05 PTSA04	PTSA03	PTSA02	PTSA01	PTSA00
83h Partial Image 2 Display Position W 1 0 0 0 0 0 0 0 0 0 PTDP18 PTDP16 PTI	EA05 PTEA04	PTEA03	PTEA02	PTEA01	PTEA00
	DP15 PTDP14	PTDP13	PTDP12	PTDP11	PTDP10
84h Partial Image 2 Area (Start W 1 0 0 0 0 0 0 0 0 PTSA18 PTSA17 PTSA16 PT	SA15 PTSA14	PTSA13	PTSA12	PTSA11	PTSA10
Line)					
	EA15 PTEA14	PTEA13	PTEA12	PTEA11	PTEA10
	0 RTNI4	RTNI3	RTNI2	RTNI1	RTNI0
	0 0	0	0	0	0
	0 0	0	0	0	0
	CM VCM	VCM	VCM	VCM	0 VCM
	TP5 OTP4	OTP3	OTP2	OTP1	OTP0
A2D OTR VCM Status and Enable W 1 PGM PGM VCM VCM VCM VCM VCM VCM O	0 0	0	0	0	VCM_
	EY KEY	KEY	KEY	KEY	EN KEY
	5 4	3	2	1	0 KEY
	BV5 DBV4	DBV3	DBV2	DBV1	DBV0
B2h Read Display Brightness R 1 X X X X X X DBV7 DBV6 DI	BV5 DBV4	DBV3	DBV2	DBV1	DBV0
B3h Write CTRL Display value W 1 X X X X X X X X X X X X X B0	CTRL X	DD	BL	х	×
	CTRL X	DD	BL	x	X
B5h Write Content Adaptive W 1 X <td>x x</td> <td>x</td> <td>x</td> <td>Cr</td> <td>[1:0]</td>	x x	x	x	Cr	[1:0]
Brightness Control value				1	1
No. Registers Name R/W RS D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 0	D5 D4	02	00	D1	DO
RSh. Read Content Adaptive		D3	D2		1
Ben Read Content Adaptive R 1 X X X X X X X X X X X X X X X X X	x x	×	×	C[1:0]
REb. Write CARC Minimum	222				
Brightness W 1 X X X X X X X X X X	CMB	B[7:0]			
RED Read CARC Minimum		D(7-0)			
Brightness R 1 X X X X X X X X X X		8[7:0]			
C8h CABC Control 1 W 1 X X X X X X X X X X	СМВ	DIV[7:0]			
C9h CABC Control 2 W 1 X X X X X X X X X THRES_MOV	II. 837.743	1	THRES_S		
CAB CABC Control 3 W 1 X X X X X X X 0 0	PWM_0		THRES		
CBb CABC Control 4 W 1 X X X X X X X DTH_MOV[.	PWM_0 /[3:0] 0 0		DTH_ST		
	PWM_0 /[3:0] 0 0 3:0]				
CDh CABC Control 6 W 1 X X X X X X X X X DIM_OPT2(PWM_0 /[3:0] 0 0 3:0] 0 0	-	DTH_L		
CEh CABC Control 7 W 1 X X X X X X X X	PWM_0 /[3:0] 0 0 3:0] 0 0	0		JI[3:0] M_OPT1[2:0]


Date : 2010/07/01

AMPIRE CO., LTD.


The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

8 Application


8-1 Display ON / OFF



8-2 Sequence to exit sleep mode



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD




8-3 Power Supply Configuration

Power Supply ON/OFF Sequence

9 Electrical Characteristics


Normal Write Mode (IOVCC = 1.65~3.3V)

	Item		Unit	Min.	Тур.	Max.	Test Condition
Due suels times	Write	t _{cycw}	ns	TBD	-		(i-)
Bus cycle time	Read	t _{CYCR}	ns	300	-	-	.
Write low-level pulse width		PWLW	ns	TBD	-	500	() -)
Write high-level p	oulse width	PW _{HW}	ns	TBD	-	-	() - (
Read low-level p	PWLR	ns	150	-	-		
Read high-level pulse width		PW _{HR}	ns	150	-	-	
Write / Read rise / fall time		t _{WRr} /t _{WRf}	ns	2	-	25	
Setup time	Write (RS to nCS, E/nWR)	tas		10	4	-	
	Read (RS to nCS, RW/nRD)		ns	5	-	-	
Address hold tim	e	t _{AH}	ns	5	2		
Write data set up	time	t _{DSW}	ns	10	2		
Write data hold time		t _H	ns	15	-	-	
Read data delay time		t _{DDR}	ns	-	-	100	
Read data hold time		t _{DHR}	ns	5		-	



(IOVCC= 1.65 ~	3.3V)

Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition	
Operated all and the state of the state	Write (received)	tscyc	μs	TBD	-	-	
Serial clock cycle time	Read (transmitted)	tscyc	μs	200	2	120	
Serial clock high – level	Write (received)	t _{scн}	ns	40	-	-	
pulse width	Read (transmitted)	t _{SCH}	ns	100	-	-	
Serial clock low – level pulse width	Write (received)	t _{SCL}	ns	40	-	-	
	Read (transmitted)	tscl	ns	100	-	-	
Serial clock rise / fall time		tscr, tscr	ns	-	-	5	
Chip select set up time		t _{csu}	ns	10	-	-	
Chip select hold time		t _{CH}	ns	50	-	-	
Serial input data set up time		t _{sisu}	ns	20	-	-	
Serial input data hold time		t _{SIH}	ns	20	-	-	
Serial output data set up time	t _{sop}	ns	-	-	100		
Serial output data hold time	t _{soн}	ns	5	-	-		




The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

18/16-bit Bus RGB Interface Mode (IOVCC = 1.65 ~ 3.3V)

Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	t _{SYNCS}	ns	0	-	-	121
ENABLE setup time	t _{ENS}	ns	10	-	-	8 1 8
ENABLE hold time	t _{ENH}	ns	10	-	-	14
PD Data setup time	t _{PDS}	ns	10	-	-	120
PD Data hold time	t _{PDH}	ns	40	-	-	
DOTCLK high-level pulse width	PWDH	ns	40	-		17/
DOTCLK low-level pulse width	PWDL	ns	40	-	-	-
DOTCLK cycle time	t _{CYCD}	ns	TBD		-	
DOTCLK, VSYNC, HSYNC, rise/fall time	t _{rahr.} t _{rahf}	ns	-		25	-

6-bit Bus RGB Interface Mode (IOVCC = 1.65 ~ 3.3V)

Item	Symbol	Unit	Min.	Тур.	Max.	Test Condition
VSYNC/HSYNC setup time	tSYNCS	ns	0	-	-	-
ENABLE setup time	t _{ENS}	ns	10	-	-	-
ENABLE hold time	t _{ENH}	ns	10	-	-	
PD Data setup time	t _{PDS}	ns	10	-	-	
PD Data hold time	t _{PDH}	ns	30	-	-	19 1 7
DOTCLK high-level pulse width	PWDH	ns	30	-	-	623
DOTCLK low-level pulse width	PWDL	ns	30	-	-	2 4 2
DOTCLK cycle time	tcycp	ns	80	-	-	-
DOTCLK, VSYNC, HSYNC, rise/fall time	t _{rghr} , t _{rghf}	ns	-	-	25	-



10 QUALITY AND RELIABILITY

10-1 TEST CONDITIONS

Tests should be conducted under the following conditions :

Ambient temperature	: $25 \pm 5^{\circ}C$
Humidity :	$60 \pm 25\%$ RH.

10-2 SAMPLING PLAN


Sampling method shall be in accordance with MIL-STD-105E , level II, normal single sampling plan .

10-3 ACCEPTABLE QUALITY LEVEL

A major defect is defined as one that could cause failure to or materially reduce the usability of the unit for its intended purpose. A minor defect is one that does not materially reduce the usability of the unit for its intended purpose or is an infringement from established standards and has no significant bearing on its effective use or operation.

10-4 APPEARANCE

An appearance test should be conducted by human sight at approximately 30 cm distance from the LCD module under florescent light. The inspection area of LCD panel shall be within the range of following limits.



The contents of this document are confidential and must not be disclosed wholly or in part to any third part without the prior written consent of AMPIRE CO., LTD

10-5 INSPECTION QUALITY CRITERIA

No.	ltem	Criterion for defects			Accept able level
1	Non display	No non display is allowed			0.65
2	Scratch,Dent of Plastic Mold	Serious one is not allowed	Major	0.65	
3	Scratch on FPC	By limited sample			0.65
	Dot Defect	Item			
4		Bright dot defect	$N \leq 0$		1.5
		Black dot defect	N ≦ 2	Minor	
		Total	N ≦ 2		
5	Line Defect	None	Minor	1.5	
6	Uneven Brightness : Line Shape	None			0.65
7	Uneven Brightness : Dot Shape	None			0.65
8	Display pattern	$\frac{A+B}{2} \le 0.30 0 < C \qquad \frac{D+E}{2} \le 0.25 \frac{F+G}{2} \le 0.25$ Note: 1. Acceptable up to 3 damages 2. NG if there're to two or more pinholes per dot			1.5
9	Scratch of Polarizer :Dot Shape s Size: $D = \frac{A+B}{2}$	Size D (mm)Acceptable numberhape s $D \le 0.1$ Ignoreze: $0.1 < D \le 0.3$ 3		Minor	1.5

10	Scratch of Polarizer :	Width (mm) W<0.05	Length		Acceptable number		
		<u>vv<u><</u>0.05</u>	L <u>< </u> 0.3		Ignore	Minor	1.5
	Line Shape	0.1 <w<u><0.05</w<u>	0.3 < L <u>< </u> 2.0		N≦3.		
	A B	0.1 <w< td=""><td colspan="2" rowspan="2">0.1<w -<="" td=""><td>See dot shape</td><td></td><td></td></w></td></w<>	0.1 <w -<="" td=""><td>See dot shape</td><td></td><td></td></w>		See dot shape		
	Bubble in polarizer						
11		Size D (mm) D ≤ 0.3		Acceptable number Ignore		Minor	1.5
		0.30 < D < 0.50 1			1.0		
		0.50 < D 0					
		Width (mm)	Longth	(mm)	Accontable number		
12	Stains inclusion : Line shape	Width (mm) W <u><</u> 0.04	Length Igno		Acceptable number Not Allowed	Minor	1.5
	Line shape	0.04 <w<u><0.06 0.06<w< td=""><td>L<u><</u>(</td><td>).8</td><td>Not Allowed Not Allowed</td><td></td><td></td></w<></w<u>	L <u><</u> ().8	Not Allowed Not Allowed		
		0.00~00	-		Not Allowed		
13	Stains inclusion : dot shape	Size D (mm)Acceptable number $D \le 0.1$ Not Allowed			Minor	1.5	
15		$0.1 < D \le 0.2$ Not Allowed		WIITIO	1.5		
		0.25< D Not Allowed					
	Newton Ring	(A). The lightness of environment is 500 Lux					
		(B). The distance between product and eye is about 30cm					
		(C). The angle of 60° between eye					
		(D). Please find data below for your reference					
		Light box		Light box	X		
14		Product	Visual point		Visual point	Major	0.65
14		K 60°	A K			Major	0.05
			→ 30cm		Product		
		Transmitted		Rei	flected light		
		Not Allowed Newton Bing					
		Not Allowed Newton Ring					

10-6 RELIABILITY

Test Item	Test Conditions	Note	
High Temperature Operation	70±3°C , t=72 hrs		
Low Temperature Operation	-10±3°C , t=72 hrs		
High Temperature Storage	80±3°C , t=72hrs	1,2	
Low Temperature Storage	-30±3°C , t=72 hrs	1,2	
Temperature /Humidity Storage Test	60°C, Humidity 90%, 72 hrs	1,2	
Temperature /Humidity Operation Test	40°C, Humidity 90%, 72 hrs	1,2	
Thermal Shock Test	-20°C ~ 70°C 60 min 60 min.(1 cycle) Total 20 cycle	1,2	
Vibration Test (Packing)	Sweep frequency : 10~55~10 Hz/1min Amplitude : 0.75mm Test direction : X.Y.Z/3 axis Duration : 30min/each axis		
Static Electricity	150pF 330 ohm <u>+</u> 8kV, 10times air discharge <u>+</u> 5kV, 10times contact discharge		

Note 1 : Condensation of water is not permitted on the module.

Note 2 : The module should be inspected after 1 hour storage in normal conditions (15-35°C , 45-65%RH).

Definitions of life end point :

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of the initial value.

11 USE PRECAUTIONS

11-1 Handling precautions

- 1) The polarizing plate may break easily so be careful when handling it. Do not touch, press or rub it with a hard-material tool like tweezers.
- 2) Do not touch the polarizing plate surface with bare hands so as not to make it dirty. If the surface or other related part of the polarizing plate is dirty, soak a soft cotton cloth or chamois leather in benzine and wipe off with it. Do not use chemical liquids such as acetone, toluene and isopropyl alcohol. Failure to do so may bring chemical reaction phenomena and deteriorations.
- 3) Remove any spit or water immediately. If it is left for hours, the suffered part may deform or decolorize.
- 4) If the LCD element breaks and any LC stuff leaks, do not suck or lick it. Also if LC stuff is stuck on your skin or clothing, wash thoroughly with soap and water immediately.

11-2 Installing precautions

- 1) The PCB has many ICs that may be damaged easily by static electricity. To prevent breaking by static electricity from the human body and clothing, earth the human body properly using the high resistance and discharge static electricity during the operation. In this case, however, the resistance value should be approx. $1M\Omega$ and the resistance should be placed near the human body rather than the ground surface. When the indoor space is dry, static electricity may occur easily so be careful. We recommend the indoor space should be kept with humidity of 60% or more. When a soldering iron or other similar tool is used for assembly, be sure to earth it.
- 2) When installing the module and ICs, do not bend or twist them. Failure to do so may crack LC element and cause circuit failure.
- 3) To protect LC element, especially polarizing plate, use a transparent protective plate (e.g., acrylic plate, glass etc) for the product case.
- 4) Do not use an adhesive like a both-side adhesive tape to make LCD surface (polarizing plate) and product case stick together. Failure to do so may cause the polarizing plate to peel off.


11-3 Storage precautions

- Avoid a high temperature and humidity area. Keep the temperature between 0°C and 35°C and also the humidity under 60%.
- 2) Choose the dark spaces where the product is not exposed to direct sunlight or fluorescent light.
- 3) Store the products as they are put in the boxes provided from us or in the same conditions as we recommend.
- 11-4 Operating precautions
- 1) Do not boost the applied drive voltage abnormally. Failure to do so may break ICs. When applying power voltage, check the electrical features beforehand and be careful. Always turn off the power to the LC module controller before removing or inserting the LC module input connector. If the input connector is removed or inserted while the power is turned on, the LC module internal circuit may break.
- 2) The display response may be late if the operating temperature is under the normal standard, and the display may be out of order if it is above the normal standard. But this is not a failure; this will be restored if it is within the normal standard.
- 3) The LCD contrast varies depending on the visual angle, ambient temperature, power voltage etc. Obtain the optimum contrast by adjusting the LC dive voltage.
- 4) When carrying out the test, do not take the module out of the low-temperature space suddenly. Failure to do so will cause the module condensing, leading to malfunctions.
- 5) Make certain that each signal noise level is within the standard (L level: 0.2Vdd or less and H level: 0.8Vdd or more) even if the module has functioned properly. If it is beyond the standard, the module may often malfunction. In addition, always connect the module when making noise level measurements.
- 6) The CMOS ICs are incorporated in the module and the pull-up and pull-down function is not adopted for the input so avoid putting the input signal open while the power is ON.
- 7) The characteristic of the semiconductor element changes when it is exposed to light emissions, therefore ICs on the LCD may malfunction if they receive light emissions. To prevent these malfunctions, design and assemble ICs so that

they are shielded from light emissions.

- 8) Crosstalk occurs because of characteristics of the LCD. In general, crosstalk occurs when the regularized display is maintained. Also, crosstalk is affected by the LC drive voltage. Design the contents of the display, considering crosstalk.
- 11-5 Other
- 1) Do not disassemble or take the LC module into pieces. The LC modules once disassembled or taken into pieces are not the guarantee articles.
- 2) The residual image may exist if the same display pattern is shown for hours. This residual image, however, disappears when another display pattern is shown or the drive is interrupted and left for a while. But this is not a problem on reliability.
- 3) AMIPRE will provide one years warrantee for all products and three months warrantee for all repairing products.

12 MECHANICAL DRAWING



Date : 2010/07/01

