TFT DISPLAY SPECIFICATION



WINSTAR Display Co.,Ltd. 華凌光電股份有限公司



葉虹蘭

WEB: https://www.winstar.com.tw E-mail: sales@winstar.com.tw

SPECIFICATION

COSTOM				
MODULE	NO.:	WI	F50DTYA3M	NG10#
APPROVI				
		PCB '	VERSION:	DATA:
		•		
SALES BY	APPROVED	BY	CHECKED BY	PREPARED BY

ISSUED DATE: 2022/04/22

CIICTOMED

TFT Display Inspection Specification: https://www.winstar.com.tw/technology/download.html
Precaution in use of TFT module: https://www.winstar.com.tw/technology/download/declaration.html



MODLE NO:

RECORDS OF REVISION

DOC. FIRST ISSUE

VERSION	DATE	REVISED PAGE NO.		MMARY
0	2017/10/30		Fi	rst issue
A	2019/02/12		A	ld Drive IC
В	2019/05/03		A	ld Brightness and
			Uı	niformity.
С	2020/03/27			T Interface: 4-Lanes
			\mathbf{M}	IPI
D	2021/05/04		M	odify FW Version.
E	2022/04/22		M	odify LED Life Time

Contents

- 1. Module Classification Information
- 2.Summary
- 3. General Specifications
- 4. Absolute Maximum Ratings
- 5. Electrical Characteristics
- 6.DC Characteristics
- 7.AC Characteristics
- 8. Power ON/OFF Sequence
- 9. Optical Characteristics
- 10.Interface
- 11.Reliability
- 12. Touch Panel Information
- 13. Contour Drawing
- 14.Other

1.Module Classification Information

50 D T Y M G 0# W F A 3 N 1 2 3 7 8 12 4 (5) 6 9 10 13) (11)

② Display Type: F→TFT Type, J→Custom TFT ③ Display Size: 5.0" TFT ④ Model serials no. Backlight Type: S→LED, High Light White T→LED, White Z→Nichia LED, Whi	
⊕ Model serials no. Backlight F→CCFL, White T→LED, White Type: S→LED, High Light White T→LED, White LCD Polarize Type/ A→Transmissive, N.T, IPS TFT C→Transmissive, N.T, 12:00; Q→Transmissive, Super W.T, O¬Transmissive, Super W.T, VATRANSMISSIVE, Super W.T, IPS TFT N→Transmissive, W.T, 12:00 W→Transmissive, Super W.T, VATRANSMISSIVE, Super W.T, IPS TFT N→Transmissive, W.T, O¬TFT A : TFT LCD B : TFT+SCREW HOLES+CONTROL BOARD G : TFT+ SCREW HOLES +A/D BOARD H : TFT+D/V BOARD D : TFT+ SCREW HOLES +A/D BOARD H : TFT+D/V BOARD I : TFT+SCREW HOLES +D/V E : TFT+ SCREW HOLES +POWER BOARD J : TFT+POWER BD Resolution: Resolution: A 128160 B 320234 C 320240 D 480234 E 480272 F 640480 G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 D D Digital L : LVDS M:MIPI Interface: (I) M Without control board A RBit B 16Bit H HDMI I 12C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-F-F)+OCR C3 Capacitive touch panel (G-G)+OCR C4 Capacitive touch panel (G-G)+OCR C4 Capacit	
Backlight Type: S→LED, High Light White S→LED, High Light White LCD Polarize Type/ Temperature range/ Gray Scale Inversion Direction A : TFT LCD B : TFT+SCREW HOLES+A/D BOARD D : TFT+ SCREW HOLES +A/D BOARD D : TFT+ SCREW HOLES +A/D BOARD D : TFT+ SCREW HOLES +A/D BOARD B : TFT+ SCREW HOLES +A/D BOARD D : TFT+ SCREW HOLES +D/W E : TFT+ SCREW HOLES +D	
S Type: S→LED, High Light White Z→Nichia LED, White LCD Polarize Type/ Temperature Temperature Range/ Gray Scale Inversion Direction A : TFT LCD B : TFT+SCREW HOLES+CONTROL BOARD D : TFT+ SCREW HOLES +A/D BOARD TRANSION D I : TFT+ SCREW HOLES +D/V E : TFT+ SCREW HOLES +A/D BOARD Resolution: A 128160 B 320234 C 320240 D 480234 E 480272 F 640480 G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 D : Digital L : LVDS M:MIPI Interface: N Without control board A 8Bit B 16Bit H HDMI I 12C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR G Capacitive touch panel (G-F-F)+OCR G Capacitive touch panel (G-G) C1 Capacitive touch panel (G-G)+OC	
Type: S→LED, High Light White Z→Nichia LED, White LCD Polarize Type/ Temperature range/ Gray Scale Inversion Direction N→Transmissive, W. T, 6:00 ; Transmissive, W. T, 6:00 ; Transmissive, Super W.T, VA TFT Y→Transmissive, W.T, VA TFT U→Transmissive, W.T, 12:00 ; Transmissive, W. T, 12:00 ; Transmissive, W. T, 6:00 ; Transmissive, Super W.T, VA TFT Y→Transmissive, W.T, VA TFT U→Transmissive, W.T, 12:00 ; Transmissive, W.T, 12:00 ; Transmissive, W. T, VA TFT Y→Transmissive, W.T, VA TFT Z→Transmissive, W.T, VA TFT Y→Transmissive, W.T, O-TFT F: TFT+SCREW HOLES+CONTROL BOARD G: TFT+SCREW HOLES	
LCD Polarize Type/ Temperature range/ Gray Scale Inversion Direction A: TFT LCD B: TFT+SCREW HOLES+CONTROL BOARD D: TFT+ SCREW HOLES +A/D BOARD D: TFT+ SCREW HOLES +A/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ SCREW HOLES +B/D BOARD D: TFT+ SCREW HOLES +B/D BOARD C: TFT+ S	
Type/ Temperature range/ Gray Scale Inversion Direction A: TFT LCD B: TFT+SCREW HOLES+CONTROL BOARD D: TFT+ SCREW HOLES +A/D BOARD TETTH SCREW HOLES +BOARD C: TFT+ SCREW HOLES +BOARD D: TFT+ SCREW HOLES +BOARD TETTH SCREW HOLES +BOARD TETTH SCREW HOLES +BOARD Resolution: A 128160 B 320234 C 320240 D 480234 E 480272 F 640480 G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 D: Digital L: LVDS M:MIPI Interface: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR G Capacitive touch panel (G-G) C1 Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-G)+OC	T, 12:00
Temperature range/ Gray Scale Inversion Direction Fighthalp Fighhalp Fighthalp F	T, O-TFT
Fransmissive, W. I, 6:00	•
Scale Inversion Direction Scale Inversion L→Transmissive, W.T, 12:00 L→Transmissive, W.T, 12:00 Y→Transmissive, W.T, IPS TFT Y→Transmissive, W.T, IPS TFT Z→Transmissive, W.T, O-TFT A : TFT LCD F : TFT+CONTROL BOARD G : TFT+ SCREW HOLES + A/D BOARD G : TFT+ SCREW HOLES H : TFT+D/V BOARD H : TFT+D/V BOARD I : TFT+ SCREW HOLES + D/V E : TFT+ SCREW HOLES + A/D BOARD J : TFT+ SCREW HOLES + D/V E : TFT+ SCREW HOLES + POWER BOARD J : TFT+POWER BD Resolution: A 128160 B 320234 C 320240 D 480234 E 480272 F 640480 G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 © D: Digital L : LVDS M:MIPI Interface: Interface: N Without control board A 8Bit B 16Bit H HDMI I 12C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-F-F)+OCR C3 Capacitive touch panel (G-G)+OCR C4 Capacitive touch	-
Direction	
A : TFT LCD	
B : TFT+SCREW HOLES+CONTROL BOARD G : TFT+ SCREW HOLES C : TFT+ SCREW HOLES +A/D BOARD H : TFT+D/V BOARD D : TFT+ SCREW HOLES +A/D BOARD I : TFT+ SCREW HOLES +D/V E : TFT+ SCREW HOLES +POWER BOARD J : TFT+POWER BD Resolution:	
© C: TFT+ SCREW HOLES +A/D BOARD D: TFT+ SCREW HOLES +A/D BOARD+CONTROL BOARD D: TFT+ SCREW HOLES +A/D BOARD+CONTROL BOARD E: TFT+ SCREW HOLES +POWER BOARD Resolution: A	
D: TFT+ SCREW HOLES +A/D BOARD+CONTROL BOARD E: TFT+ SCREW HOLES +POWER BOARD J: TFT+POWER BD Resolution: A	
Resolution: A	+D/M/DOADD
Resolution:	+D/V BOARD
A 128160 B 320234 C 320240 D 480234 E 480272 F 640480 G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 Image: Interface: Image: Interface: Image: Interface: Image: Interface: Image: Interface: Image: I	
G 800480 H 1024600 I 320480 J 240320 K 800600 L 240400 M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 S D: Digital L : LVDS M:MIPI Interface:	
M 1024768 N 128128 P 1280800 Q 480800 R 640320 S 480128 T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 Image: Section of the control board of the con	
T 800320 U 8001280 V 176220 W 1280398 X 1024250 Y 1920720 Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 D: Digital	
Z 800200 2 1024324 3 7201280 4 19201200 5 1366768 6 1280320 D: Digital L : LVDS M:MIPI Interface:	
 D: Digital L: LVDS M:MIPI Interface: N Without control board A 8Bit B 16Bit H HDMI I I2C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OC C Capacitive touch panel (G-F-F)+OCR C1 Capacitive touch panel (G-G)+OC C2 Capacitive touch panel (G-F-F)+OCR G1 Capacitive touch panel (G-G)+OC 	
Interface: N Without control board A 8Bit B 16Bit H HDMI I I2C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OC C2 Capacitive touch panel (G-F-F)+OCR G1 Capacitive touch panel (G-G)+OC	.0
 N Without control board A 8Bit B 16Bit H HDMI I I2C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR C1 Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-F-F)+OCR G1 Capacitive touch panel (G-G)+OC 	
I I2C Interface R RS232 S SPI Interface U USB TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+O C2 Capacitive touch panel (G-F-F)+OCR G1 Capacitive touch panel (G-G)+OC	
TS: N Without TS T Resistive touch panel C Capacitive touch panel (G-F-F)+O C2 Capacitive touch panel (G-F-F)+OCR T Resistive touch panel C Capacitive touch panel (G-F-F)+OCR C1 Capacitive touch panel (G-F-F)+OCR	
N Without TS T Resistive touch panel C Capacitive touch panel (Capacitive touch panel (Capacitive touch panel (G-F-F)+OCR C1 Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-F-F)+OCR G1 Capacitive touch panel (G-G)+OCR	
G Capacitive touch panel (G-G) C2 Capacitive touch panel (G-F-F)+OCR C1 Capacitive touch panel (G-F-F)+OCR C2 Capacitive touch panel (G-G)+OC	anel (G-F-F)
	-F)+OCA
	i)+OCA
© Version: X:Raspberry pi	
Special Code	

2.Summary

TFT 5.0" is a color active matrix thin film transistor (TFT) liquid crystal display (LCD) that uses amorphous silicon TFT as a switching device. This TFT LCD has a 4.99 (16:9) inch diagonally measured active display area with HD (720 horizontal by 1280 vertical pixel) resolution. This module is a composed of a TFT_LCD module and follows RoHs.

3.General Specifications

Item	Dimension	Unit
Size	5.0	inch
Dot Matrix	720× 3(RGB) ×1280	dots
Module dimension	73.3 (W) × 127.6 (H) ×3.45	mm
Active area	62.1 (W) × 110.4 (H)	mm
Dot pitch	0.08625(W) ×0.08625(H)	mm
LCD type	TFT, Normally Black, Transmissive	
Viewing angle	80/80/80/80	
Aspect Ratio	16:9	
Backlight Type	LED ,Normally White	
TFT Drive IC	ILI9881C or Equivalent	
TFT Interface	4-Lanes MIPI	
CTP FW Version	65	
CTP IC	GT928	
With /Without TP	With CTP	
Surface	Glare	

^{*}Color tone slight changed by temperature and driving voltage.

4.Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	TOP	-20	_	+70	°C
Storage Temperature	TST	-30	_	+80	°C

Note: Device is subject to be damaged permanently if stresses beyond those absolute maximum ratings listed above

1. Temp. $\Box 60^{\circ}C,\,90\%$ RH MAX. Temp. $>\!60^{\circ}C,$ Absolute humidity shall be less than 90% RH at $60^{\circ}C$

WF50DTYA3MNG10#

第8頁,共31頁

5.Electrical Characteristics


5.1. Typical Operation Conditions

ltom	Symbol		Values		Unit	Remark	
Item	Symbol	Min.	Тур.	Max.	Onit	Remark	
Power supply for analog circuit	VCI	2.5	3.3	3.6	V		
Power supply for logic circuit	IOVCC	1.65	1.8	3.6	V		
Supply Voltage For Touch Logic	VDDT	2.8	-	3.3	V		
Current for Driver	IDD	-	44	-	mA	VDD=3.3V	

5.2. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current	ILED	-	40	-	mA	
LED voltage	VLED+	19.6	-	23.8	V	Note 1
LED Life Time		50,000	-	-	Hr	Note 2,3,4

Note 1: There are 1 Groups LED



Note 2 : Ta = 25 °C

Note 3 : Brightness to be decreased to 50% of the initial value

Note 4: The single LED lamp case

6.DC CHARATERISTICS

6.1. Basic Characteristics for Panel Driving

Parameter	Symbol		Rating		Unit	Condition	Note	
1 ar ameter	Symbol	Min	Тур	Max	Onit	Condition	Note	
Logic Low level input voltage	VIL	-0.3	-	0.3*IOVCC	V		Note1	
Logic High level input voltage	V _{IH}	0.7*IOVCC	1	IOVCC	V		Note1	
Logic Low level output voltage (TE)	Vol	0		0.2*IOVCC	V	I_{OL} = +1.0mA	Note1	
Logic High level output voltage (TE)	Voh	0.8*IOVCC		IOVCC	V	I _{он} = -1.0mA	Note1	

NOTE1:


Ta = -20 to 70° C, VCI = 2.5V to 3.6V, IOVCC = 1.65V to 3.6V

6.2. DSI DC Characteristics

LP Mode

Parameter Symbol		Condition		Unit		
Parameter	Symbol	Condition	Min.	Тур.	Max.	
Logic 1 input voltage	V_{IHLPCD}	LP-CD	450	-	1350	m∨
Logic 0 input voltage	VILLPCD	LP-CD	0.0	-	200	m∨
Logic 1 input voltage	V_{IHLPRX}	LP-RX (CLK, D0 ,D1, D2, D3)	880	-	1350	m∨
Logic 0 input voltage	V_{ILLPRX}	LP-RX (CLK, D0 ,D1, D2, D3)	0.0	-	550	m∨
Logic 0 input voltage	VILLPRXULP	LP-RX (CLK ULP mode)	0.0	-	300	m∨
Logic 1 output voltage	V _{OHLPTX}	LP-TX (D0)	1.1	-	1.3	V
Logic 0 output voltage	V_{OLLPTX}	LP-TX (D0)	-50	-	50	m∨
Logic 1 input current	I _{IH}	LP-CD, LP-RX	-	-	10	uA
Logic 0 input current	I _{IL}	LP-CD, LP-RX	-10	-	_	uA


Spike/Glitch Rejection




Spike/Glitch Rejection – DSI									
Signal	Symbol	mbol Parameter Min							
CLKP/N, DnP/N	SGD	Input pulse rejection for DSI	-	300	Vps				

High Speed Mode

Parameter	Symbol	Condition	S	pecificatio	n	Unit
Input Common Mode Voltage for Clock	V _{CMCLK}	CLKP/N Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V _{CMDATA}	DnP/N Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	V _{CMRCLKL450}	CLKP/N Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	V _{CMRDATAL450}	DnP/N Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	V _{CMRCLKM450}	CLKP/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	V _{CMRDATAM450}	DnP/N Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	V _{THLCLK} -	CLKP/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	V _{THLDATA} -	DnP/N Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	V _{THHCLK+}	CLKP/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	V _{THHDATA} +	DnP/N Note 5	-	-	70	mV
Single-ended Input Low Voltage	V _{ILHS}	CLKP/N, DnP/N Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V _{IHHS}	CLKP/N, DnP/N Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R _{TERM}	CLKP/N, DnP/N Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	V _{TERM-EN}	CLKP/N, DnP/N Note 5	-	-	450	mV
Termination Capacitor	C _{TERM}	CLKP/N, DnP/N Note 5, Note 6	-	-	60	pF






Note: n = 0, 1, 2 and 3

7.AC Characteristics

7.1. DSI Interface Timing Characteristics

7.1.1 High Speed Mode – Clock Channel Timing




Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	Note 2	25	ns
CLKP/N	UI _{INSTA} ,UI _{INSTB} (Note 1)	UI instantaneous Half	Note 2	12.5	ns

Notes:

I. UI = UIINSTA = UIINSTB

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	466 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	525 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	700 Mbps	550 Mbps

7.1.2 High Speed Mode – Data Clock Channel Timing



Signal	Symbol	Parameter	Min	Max
D D 0 14	t _{DS}	Data to Clock Setup time	0.15xUI	-
DnP/N, n=0 and 1	t₀н	Clock to Data Hold Time	0.15xUI	-

7.1.3 High Speed Mode – Rising and Falling Timings





Table 41: Rise and Fall Timings on Clock and Data Channels

B	0	0 1141	Specification			
Parameter	Symbol	Condition	Min	Тур	Max	
Differential Rise Time for Clock		CLKP/N	150 po		0.3UI	
Differential Rise Time for Clock	t _{DRTCLK}	CLKP/N	150 ps	-	(Note)	
Differential Rise Time for Data		DnP/N	150 ps	-	0.3UI	
Dillerential Rise Time for Data	t _{DRTDATA}	n=0 and 1			(Note)	
Differential Fall Time for Cleak		CLIZD/N	150		0.3UI	
Differential Fall Time for Clock	t _{DFTCLK}	CLKP/N	150 ps	-	(Note)	
Differential Call Time for Date		DnP/N	450		0.3UI	
Differential Fall Time for Data	t _{DFTDATA}	n=0 and 1	150 ps	-	(Note)	

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

7.1.4 Low Power Mode – Bus Turn Around




BTA from Display Module to the MCU

Signal	Symbol	Description	Min	Max	Unit
D0P/N	T _{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)	50	75	ns
D0P/N	T _{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C) → MCU	50	75	ns
D0P/N	T _{TA-SURED}	Time-out before the Display Module (ILI9881C) starts driving	T _{LPXD}	2xT _{LPXD}	ns

Signal	Symbol	Description	Time	Unit
D0P/N	T _{TA-GETD}	Time to drive LP-00 by Display Module (ILI9881C)	5xT _{LPXD}	ns
D0P/N	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	4xT _{LPXD}	ns


D0P D0N

7.1.5 Data Lanes from Low Power Mode to High Speed Mode



Signal	Symbol	Description	Min	Max	Unit
DnP/N, $n = 0$ and 1	T_{LPX}	Length of any Low Power State Period	50	-	ns
DnP/N, n = 0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N, n = 0 and 1	T.,,, ===,, =,,	Time to enable Data Lane Receiver line termination	_	35+4xUI	ns
DIP/N, II – U and I	HS-TERM-EN	measured from when Dn crosses VILMAX	_	3314801	113

7.1.6 Data Lanes from High Speed Mode to Low Power Mode




If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.

CLKP, DnP	
CLKN, DnN	
n = 0, 1, 2, 3	3


Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	-	ns

7.1.7 Clock Lanes High Speed Mode to/from Low Power Mode Timing



Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T _{CLK-POST}	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	-	ns
CLKP/N	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
CLKP/N	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	T _{CLK-TERM-EN}	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns

7.2. Reset Timing




Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		us
	tRT	Reset cancel		5 (Note 1, 5)	mc
	ur\ I	Neset Caricel		120 (Note 1, 6, 7)	ms

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:


RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:




- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- 7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

8.Power ON/OFF Sequence



Case B:



Symbol	Characteristics	Min.	Тур.	Max.	Units
T _{VDDI_RISE}	VDDI Rise time	10	-	-	us
т.	Case A: VCI Rise time	130			us
T _{VCI_RISE} -	Case B: VCI Rise time	40	_	- -	
T _{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T _{RES_PULSE}	Reset low pulse time	10	-	-	us
T _{FS_CMD}	Reset to first command	10	-	-	ms

9. Optical Characteristics

Item		Symbol	Condition.	Min	Тур.	Max.	Unit	Remark
Response tin	ne	Tr	θ=0° \ Φ=0°	-	10	15	.ms	Note 2.5
i tooponioo uni		Tf		-	20	25	.ms	Note 3,5
Contrast ratio		CR	At optimized viewing angle	640	800	ı	ı	Note 4,5
Color	Whit	Wx	θ=0° \ Φ=0	0.283	0.303	0.323		Note 2,6,7
Chromaticity	е	Wy		0.303	0.323	0.343		Note 2,0,7
	Hor.	ΘR		-	80	-		Niete 4
Viouing angle	HOI.	ΘL	CR≧10	-	80	-	Deg.	
Viewing angle	Ver.	ΦТ	ort≡ 10	-	80	-	Dog.	Note 1
		ФВ		-	80	-		
Brightness		-	-	200	250	1	cd/m ²	Center of display
Uniformity		(U)	-	75	-	-	%	Note 5

Ta=25±2°C

Note 1: Definition of viewing angle range




Fig. 9.1. Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7or BM-5 luminance meter 1.0° field of view at a distance of 50cm and normal direction.





Fig. 9.2. Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90%to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10%to 90%



Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Note 5: Definition of Luminance Uniformity

Active area is divided into 9 measuring areas (reference the picture in below). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax x100%

L = Active area length

W = Active area width




Fig 9.3. Definition of uniformity

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD

Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

10.1nterface 10.1. LCM PIN Definition

Pin	Symbol	Function	Remark
1	NC	No connection	
2	NC	No connection	
3	NC	No connection	
4	NC	No connection	
5	NC	No connection	
6	NC	No connection	
7	NC	No connection	
8	NC	No connection	
9	NC	No connection	
10-11	VCI	Power supply for analog circuits. Connect to an external power supply of 2.5V to 3.6V	
12-13	NC	No connection	
14	RESET	The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.	
15	TE	Tearing effect output pin. Leave the pin open when not in use.	
16	NC	No connection	
17-18	GND	Power ground	
19-20	IOVCC	Power supply for analog circuits. Connect to an external power supply of 1.65V to 3.6V	
21	GND	Power ground	
22	D3P	MIPI DSI differential data pair. (Data lane 3)	
23	D3N	Will 1 DOI dillerential data pail. (Data laife 3)	
24	GND	Power ground	
25	D2P	MIPI DSI differential data pair. (Data lane 2)	
26	D2N	WIF I DOI Ulliereritial data pail. (Data laire 2)	
27	GND	Power ground	
28	CLKP	MIDLING differential clock pair	
29	CLKN	- MIPI DSI differential clock pair	
30	GND	Power ground	
31	D1P	MIDLING differential data pair (Data lana 1)	
32	D1N	- MIPI DSI differential data pair. (Data lane 1)	

33	GND	Power ground	
34	D0P	MIPI DSI differential data pair. (Data lane 0)	
35	D0N	MIPI DOI dillerential data pall. (Data lane 0)	
36-37	GND	Power ground	
38	LED+	Power for LED backlight anode	
39	LED1-	Power for LED1 backlight cathode	
40	LED2-	Power for LED2 backlight cathode	

10.2. CTP PIN Definition

Pin	Symbol	Function	Remark		
1	SDA	I2C data input and output			
2	SCL	I2C clock input			
3	RST	External Reset, Low is active			
4	INT	External interrupt to the host			
5	VDD	Power Supply : +3.3V			
6	GND	Ground for analog circuit			

11.Reliability

Content of Reliability Test (Wide temperature, -20°C~70°C)

Environmental Test								
Test Item	Content of Test	Test Condition	Note					
High Temperature storage Low Temperature	Endurance test applying the high storage temperature for a long time. Endurance test applying the low storage	80°C 200hrs -30°C	2					
storage	temperature for a long time.	200hrs	1,2					
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70°C 200hrs						
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-20°C 200hrs	1					
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max	60°C,90%RH 96hrs	1,2					
Thermal shock resistance	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles						
Vibration test	Endurance test applying the vibration during transportation and using.	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3					
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact), ±800v(air), RS=330Ω CS=150pF 10 times						

Note1: No dew condensation to be observed.


Note2: The function test shall be conducted after 4 hours storage at the normal Temperature and humidity after remove from the test chamber.

Note3: The packing have to including into the vibration testing.

12.Touch Panel Information

12.1. I2C Communication

GT928 provides standard I2C interface for communication. In the system, GT928 always works in slave mode, all communications are initiated by master, and the baud rate can be up to 400K bps. The definition of I2C timing is as following:



Test condition1: 1.8V communication interface, 400Kbps, pull up resistor is 2K ohm


Parameter	Symbol	Min.	Max.	Unit
SCL low period	Tlo	0.9	-	us
SCL high period	Thi	0.8	-	us
SCL setup time for START condition	tst1	0.4	-	us
SCL setup time for STOP condition	tst3	0.4	-	us
SCL hold time for START condition	thd1	0.3	-	us
SDA setup time	tst2	0.4	-	us
SDA hold time	thd2	0.4	-	us

Test condition2: 3.3V communication interface, 400Kbps, pull up resistor is 2K ohm


Parameter	Symbol	Min.	Max.	Unit
SCL low period	Tlo	0.9	-	us
SCL high period	Thi	0.8	-	us
SCL setup time for START condition	tst1	0.4	-	us
SCL setup time for STOP condition	tst3	0.4	-	us
SCL hold time for START condition	thd1	0.3	-	us
SDA setup time	tst2	0.4	-	us
SDA hold time	thd2	0.4	-	us

GT928 has 2 sets of slave address 0xBA/0xBB & 0x28/29. Master can control Reset & INT pin to configure the slave address in power on initial state like following:


Power on diagram:



Timing of setting slave address to 0x28/0x29:



Timing of setting slave address to 0xBA/0xBB:



a) Data Transmission

(eg. slave address is 0xBA/0xBB)

Communication is always initiated by master, A high-to-low transition of SDA with SCL high is a start condition.

All addressing signal are serially transmitted to and from on bus in 8-bit word. GT928 sends a "0" to acknowledge when the addressing word is 0xBA/BB(or 0x28/0x29). This happens during the ninth clock cycle. If the slave address is not matched, GT928 will stay in idle state. The data words are serially transmitted to and from in 9-bit information: 8-bit data + 1-bit ACK or NACK sent by GT928. Data changes during SCL low periods and keep valid during SCL high.

A low-to-high transition of SDA with SCL high is a stop condition.

b) Write Data to GT928

(eg. slave address is 0xBA/0xBB)

		A		A		A		A			A	
S	Address_W	C	Register_H	C	Register_L	C	Data_1	C	•••••	Data_n	C	E
		K		K		K		K			K	

Write operations

Please check the above figure, master start the communication first, and then sends device address 0XBA preparing for a write operation.

After receiving ACK from GT928, master sends out 16-bit register address, and then the data word in 8-bit, which is going to be wrote into GT928.

The address pointer of GT928 will automatically increase one after one byte writing, so master can sequentially write in one operation. When operation finished, master stop the communication.

c) Read Data from GT928

(eg. slave address is 0xBA/0xBB)




Read operation

Please check the above figure, master start the communication first, and then sends device address 0xBA for a write operation.

After receiving ACK from GT928, master sends out 16-bit register address, to set the address pointer of GT913. After receiving ACK, master produce start signal once again and send device address 0xBB, then read data word from GT928 in 8-bit.

GT928 also supports sequential read operation, and the default setting is sequential read mode. Master shall send out ACK after every byte reading successfully but NACK after the last one. Then sends stop signal to finish the communication

13.Contour Drawing





LCM Sample Estimate Feedback Sheet

odule	Number:			Page: 1
1 · <u>P</u>	anel Specification :			
1.	Panel Type:	□ Pass	□ NG ,	
2.	View Direction:	□ Pass	□ NG ,	
3.	Numbers of Dots:	□ Pass	□ NG ,	
4.	View Area:	□ Pass	□ NG ,	
5.	Active Area:	□ Pass	□ NG ,	
6.	Operating	□ Pass	□ NG ,	
7.	Storage Temperature :	□ Pass	□ NG ,	
8.	Others:			
2 · <u>M</u>	<u>lechanical</u>			
1.	PCB Size:	□ Pass	□ NG ,	
2.	Frame Size :	□ Pass	□ NG ,	
3.	Material of Frame:	□ Pass	□ NG ,	
4.	Connector Position:	□ Pass	□ NG ,	
5.	Fix Hole Position:	□ Pass	□ NG ,	
6.	Backlight Position:	□ Pass	□ NG ,	
7.	Thickness of PCB:	□ Pass	□ NG ,	
8.	Height of Frame to	□ Pass	□ NG ,	
9.	Height of Module:	□ Pass	□ NG ,	
10.	Others:	□ Pass	□ NG ,	
3 · <u>R</u>	elative Hole Size :			
1.	Pitch of Connector:	□ Pass	□ NG ,	
2.	Hole size of Connector:	□ Pass	□ NG ,	
3.	Mounting Hole size:	□ Pass	□ NG ,	
4.	Mounting Hole Type:	□ Pass	□ NG ,	
5.	Others:	□ Pass	□ NG ,	
4 · <u>B</u>	acklight Specification :			
1. I	B/L Type:	□ Pass	□ NG ,	
2. I	3/L Color:	□ Pass	□ NG ,	
3. l	B/L Driving Voltage (Refer	ence for LED	□ Pass	□ NG ,
4. I	B/L Driving Current:	□ Pass	□ NG ,	
5. l	Brightness of B/L:	□ Pass	□ NG ,	
6. l	3/L Solder Method:	□ Pass		
7. 0	Others:	□ Pass	□ NG ,	
		>> Go to pa	ge 2 <<	

WF50DTYA3MNG10#

第30頁,共31頁



Vinst	ar Module Number:_			Page: 2
5、	Electronic Characteristics	of Module:		
1.	Input Voltage :	□ Pass	□ NG ,	
2.	Supply Current:	□ Pass	□ NG ,	
3.	Driving Voltage for LCD:	□ Pass		
4.	Contrast for LCD:	□ Pass		
5.	B/L Driving Method:	□ Pass		
6.	Negative Voltage Output:	□ Pass		
7.	Interface Function:	□ Pass		
8.	LCD Uniformity:	□ Pass		
9.	ESD test:	□ Pass	□ NG ,	
10.	Others:	□ Pass	□ NG ,	
6、	Summary :			
ales	signature:			
`ueto	mor Signaturo :		Date	1 1